ICSLV810 datasheet(6/12 Pages) ICST

6 / 12 page

Buffer/Clock Driver

MDS LV810 F

Revision 101305

Integrated Circuit Systems, Inc.

● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com

ICSLV810

Note1: This parameter is not tested, guaranteed by design.

AC Electrical Characteristics—Bank A

VDDA = 2.5 V, Ambient Temperature -40

° C to +85° C

Input High Current

VDDC = max,

VIN = VDD (max)

µA

Input Capacitance

CIN

VIN = 0V, Note1

6.0

Output Capacitance

COUT

VOUT = 0V,

Note 1

5.5

8.0

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Units

Output Skew: skew between

outputs of same package

tSK(0)

CL = 3 pF,

RL = 500

Ω

Figure 3

-200

200

Pulse Skew: skew between

opposite transitions of same

output (tPLH-tPHL)

tSK(P)

CL = 3 pF,

RL = 500

Ω

Figure 4

-200

200

Propagation Delay

tpLH / tpHL

CL = 3 pF,

RL = 500

Ω

Figure 2

1.5

2.6

3.5

Part to Part Skew

tSK(t)

CL = 3 pF,

RL = 500

Ω

Figure 5

-650

650

Output Rise Time

20% to 80%

tr(o)

CL = 3 pF,

RL = 500

Ω

0.8

Output Fall Time

80% to 20%

tf(o)

CL = 3 pF,

RL = 500

Ω

0.8

Additive Jitter

All Outputs

Duty Cycle

Measured at VDD/2

CL = 3 pF,

RL = 500

Ω

Duty Cycle, VDDA=1.8V

Output Frequency Range

133

MHz

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Units

ICSLV810 Datasheet(PDF) 6 Page - Integrated Circuit Systems

ICSLV810 Datasheet(HTML) 6 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL