Electronic Components Datasheet Search
  English  ▼

X  

MPFS250T Datasheet(PDF) 34 Page - Microchip Technology

Part # MPFS250T
Description  PolarFire® SoC Product Overview
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MPFS250T Datasheet(HTML) 34 Page - Microchip Technology

Back Button MPFS250T Datasheet HTML 30Page - Microchip Technology MPFS250T Datasheet HTML 31Page - Microchip Technology MPFS250T Datasheet HTML 32Page - Microchip Technology MPFS250T Datasheet HTML 33Page - Microchip Technology MPFS250T Datasheet HTML 34Page - Microchip Technology MPFS250T Datasheet HTML 35Page - Microchip Technology MPFS250T Datasheet HTML 36Page - Microchip Technology MPFS250T Datasheet HTML 37Page - Microchip Technology MPFS250T Datasheet HTML 38Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 50 page
background image
LSRAM configurator that provides automated combining and cascading of several LSRAM blocks into larger
memories.
LSRAM features include:
• 428 MHz operation
• True dual-port memory
• Two-port memory (one dedicated write port, one dedicated read port)
• Data widths of ×1, ×2, ×5, ×10, ×20, ×40, and ×33 with SECDED enabled
• Multi-bit-upset mitigation
• Synchronous operation
• Independent port clocks
• Byte enables
• Registered inputs
• Output registers with separate enables and synchronous resets
• Read enables to conserve power while retaining output data
• Power switch to minimize static power when the LSRAM is not used
• Fast zeroization mode
4.4.3.1
Dual-Port Mode
In dual-port mode, the width of both ports is less than 33 and the ports are independent of each other. The write and
read operations can occur independently of each other, at any location. On write collisions, while the write operations
occur correctly, the read operations can return ambiguous results while the write completes. After completing the
write operation, the read data reads the newly written write data correctly.
4.4.3.2
Two-Port Mode
In two-port mode, at least one port has a width of 32 or 40 (or 33 with SECDED). Port A is dedicated for reads and
port B is dedicated for writes.
The following illustration shows port widths in various modes.
Figure 4-5. LSRAM Dual- and Two-Port Configurations
4.4.4
µSRAM
The µSRAM is a two-port memory embedded in the FPGA fabric, which is provided for an efficient low-power
implementation for small buffers. On write collisions, the write operations occur correctly, while the read operations
can return ambiguous results while the write completes. After completing the write operation, the read data reads the
newly written write data.
The following are key features of the µSRAM block:
Programmable Logic Subsystem
© 2021 Microchip Technology Inc.
and its subsidiaries
Overview
DS60001656C-page 34



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com