Electronic Components Datasheet Search
  English  ▼

X  

PI6CB184Q Datasheet(PDF) 3 Page - Diodes Incorporated

Part # PI6CB184Q
Description  4-Output PCIe Gen 4 Clock Buffer for Automotive Applications
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIODES [Diodes Incorporated]
Direct Link  http://www.diodes.com
Logo DIODES - Diodes Incorporated

PI6CB184Q Datasheet(HTML) 3 Page - Diodes Incorporated

  PI6CB184Q Datasheet HTML 1Page - Diodes Incorporated PI6CB184Q Datasheet HTML 2Page - Diodes Incorporated PI6CB184Q Datasheet HTML 3Page - Diodes Incorporated PI6CB184Q Datasheet HTML 4Page - Diodes Incorporated PI6CB184Q Datasheet HTML 5Page - Diodes Incorporated PI6CB184Q Datasheet HTML 6Page - Diodes Incorporated PI6CB184Q Datasheet HTML 7Page - Diodes Incorporated PI6CB184Q Datasheet HTML 8Page - Diodes Incorporated PI6CB184Q Datasheet HTML 9Page - Diodes Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
3
A Product Line of
Diodes Incorporated
PI6CB184Q
www.diodes.com
September 2022
Diodes Incorporated
PI6CB184Q
Document Number DS41705 Rev 4-2
Pin Number Pin Name
Type
Description
14
Q0-
Output
HCSL Differential complementary clock output
15, 26, 30
GND
Power
Ground
16, 25
VDDO
Power
Power supply for differential outputs
17
OE1#
Input
CMOS Active low input for enabling Q1 pair. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
18
Q1+
Output
HCSL Differential true clock output
19
Q1-
Output
HCSL Differential complementary clock output
20
GNDA
Power
Ground for analog circuitry
21
VDDA
Power
Power supply for analog circuitry
22
Q2+
Output
HCSL Differential true clock output
23
Q2-
Output
HCSL Differential complementary clock output
24
OE2#
Input
CMOS Active low input for enabling Q2 pair. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
27
Q3+
Output
HCSL Differential true clock output
28
Q3-
Output
HCSL Differential complementary clock output
29
OE3#
Input
CMOS Active low input for enabling Q3 pair. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
31
PD#
Input
CMOS
Input notifies device to sample latched inputs and start up on first high
assertion. Low enters Power Down Mode, subsequent high assertions exit
Power Down Mode. This pin has internal pull-up resistor.
32
SADR_TRI
Input
Tri-level Latch to select SMBus Address. This pin has an internal pull-down
Pin Description Cont.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com