Electronic Components Datasheet Search
  English  ▼

X  

XRT72L53 Datasheet(PDF) 9 Page - Exar Corporation

Part # XRT72L53
Description  THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT72L53 Datasheet(HTML) 9 Page - Exar Corporation

Back Button XRT72L53 Datasheet HTML 5Page - Exar Corporation XRT72L53 Datasheet HTML 6Page - Exar Corporation XRT72L53 Datasheet HTML 7Page - Exar Corporation XRT72L53 Datasheet HTML 8Page - Exar Corporation XRT72L53 Datasheet HTML 9Page - Exar Corporation XRT72L53 Datasheet HTML 10Page - Exar Corporation XRT72L53 Datasheet HTML 11Page - Exar Corporation XRT72L53 Datasheet HTML 12Page - Exar Corporation XRT72L53 Datasheet HTML 13Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 467 page
background image
XRT72L53
áç
áç
áç
áç
THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
REV. P1.1.7
PRELIMINARY
9
B17
TxNibFrame[1]/
ValFCS[1]
O
Transmit Frame Boundary Indicator - Nibble-Parallel Interface/
Transmit HDLC - VALID FRAME CHECK SEQUENCE Indicator -
Channel 1:
See Description for Pin G17
B18
RxFrame[1]
O
Receive Boundary of DS3 or E3 Frame Output Indicator - Channel
1:
See Description for Pin F20
B19
RxNib0[1]/
RxHDLCDat0[1]
O
Receive Nibble Output - Bit 0/Receive HDLC Data Output - Bit 0;
Channel 1:
See Description for Pin G19
B20
RxNib2[1]/
RxHDLCDat2[1]
O
Receive Nibble Output - Bit 2/Receive HDLC Data Output - Bit 2;
Channel 1:
See Description for Pin H18
C1
TxPOS[0]
O
Transmit Positive Polarity Pulse output - Channel 0:
The exact role of this output pin depends upon whether Channel 0 is
operating in the Single-Rail or Dual-Rail Mode.
Single-Rail Mode:
This output pin functions as the Single-Rail output signal for the out-
bound DS3 or E3 data stream. The signal, at this output pin, will be
updated on the user-selected edge of the TxLineClk signal.
Dual-Rail Mode:
This output pin functions as one of the two dual rail output signals that
commands the sequence of pulses to be driven on the line. TxNEG[0] is
the other output pin. This input is typically connected to the TPDATA
input of the external DS3 or E3 Line Interface Unit IC. When this output
is asserted, it will command the LIU to generate a positive polarity pulse
on the line
C2
TCK
I
Test Clock:
Boundary Scan clock input.
PIN DESCRIPTION CONNECTED PINS
PIN #PIN NAME
TYPE
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com