AD1835AAS datasheet(12/24 Pages) AD

12 / 24 page

REV. 0

–12–

AD1835A

DAC ENGINE

CLOCK SCALING

2/3

MCLK

DAC I/P

INTERPOLATION

FILTER

Σ-∆

MODULATOR

DAC

48kHz/96kHz/192kHz

ADC ENGINE

ADC O/P

OPTIONAL

HPF

DECIMATOR /

FILTER

48kHz/96kHz

ANALOG

OUTPUT

ANALOG

INPUT

12.288MHz

IMCLK = 24.576MHz

Σ-∆

MODULATOR

Figure 2. Modulator Clocking Scheme

CLATCH

CCLK

CIN

COUT

D15

D14

CCH tCCL

CDS tCDH

CLS

CLH

COD

COTS

CCP

COE

Figure 3. Format of SPI Timing

RESET and Power-Down

PD/RST will power down the chip and set the control registers

to their default settings. After

PD/RST is deasserted, an

initialization routine will run inside the AD1835A to clear all

memories to zero. This initialization lasts approximately 20

LRCLK intervals. During this time, it is recommended that no

SPI writes occur.

Power Supply and Voltage Reference

The AD1835A is designed for 5 V supplies. Separate power supply

pins are provided for the analog and digital sections. These pins

should be bypassed with 100 nF ceramic chip capacitors, as

close to the pins as possible, to minimize noise pickup. A bulk

aluminum electrolytic capacitor of at least 22 F should also be

provided on the same PC board as the codec. For critical applica-

tions, improved performance will be obtained with separate

supplies for the analog and digital sections. If this is not possible,

it is recommended that the analog and digital supplies be isolated

by means of two ferrite beads in series with the bypass capacitor

of each supply. It is important that the analog supply be as clean

as possible.

The internal voltage reference is brought out on the FILTR pin

and should be bypassed as close as possible to the chip, with a

parallel combination of 10

µF and 100 nF. The reference voltage

may be used to bias external op amps to the common-mode

voltage of the analog input and output signal pins. The current

drawn from the VREF pin should be limited to less than 50 A.

Serial Control Port

The AD1835A has an SPI compatible control port to permit

programming the internal control registers for the ADCs and

DACs and for reading the ADC signal levels from the internal

peak detectors. The SPI control port is a 4-wire serial control

port. The format is similar to the Motorola SPI format except

the input data-word is 16 bits wide. The maximum serial bit

clock frequency is 12.5 MHz and may be completely asyn-

chronous to the sample rate of the ADCs and DACs. Figure 3

shows the format of the SPI signal.

Serial Data Ports—Data Format

The ADC serial data output mode defaults to the popular I

format, where the data is delayed by 1 BCLK interval from the

edge of the LRCLK. By changing Bits 6 to 8 in ADC Control

(RJ), left-justified DSP (DSP), or left-justified (LJ). In the

RJ mode, it is necessary to set Bits 4 and 5 to define the width

of the data-word.

AD1835AAS Datasheet(PDF) 12 Page - Analog Devices

AD1835AAS Datasheet(HTML) 12 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL