Electronic Components Datasheet Search
  English  ▼

X  

CY7C4801-35AI Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C4801-35AI
Description  256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C4801-35AI Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C4801-35AI Datasheet HTML 3Page - Cypress Semiconductor CY7C4801-35AI Datasheet HTML 4Page - Cypress Semiconductor CY7C4801-35AI Datasheet HTML 5Page - Cypress Semiconductor CY7C4801-35AI Datasheet HTML 6Page - Cypress Semiconductor CY7C4801-35AI Datasheet HTML 7Page - Cypress Semiconductor CY7C4801-35AI Datasheet HTML 8Page - Cypress Semiconductor CY7C4801-35AI Datasheet HTML 9Page - Cypress Semiconductor CY7C4801-35AI Datasheet HTML 10Page - Cypress Semiconductor CY7C4801-35AI Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 23 page
background image
CY7C4801/4811/4821
CY7C4831/4841/4851
Document #: 38-06005 Rev. **
Page 7 of 23
Switching Waveforms
Notes:
10. tSKEW1 is the minimum time between a rising (RCLKA,RCLKB) edge and a rising (WCLKA,WCLKB) edge to guarantee that (FFA,FFB) will go HIGH during the current clock
cycle. If the time between the rising edge of (RCLKA,RCLKB) and the rising edge of (WCLKA,WCLKB) is less than tSKEW1, then (FFA,FFB) may not change state until the
next (WCLKA,WCLKB) rising edge.
11. tSKEW1 is the minimum time between a rising (WCLKA,WCLKB) edge and a rising (RCLKA,RCLKB) edge to guarantee that (EFA,EFB) will go HIGH during the current clock
cycle. It the time between the rising edge of (WCLKA,WCLKB) and the rising edge of RCLK is less than tSKEW1, then (EFA,EFB) may not change state until the next
(RCLKA,RCLKB) rising edge.
Write Cycle Timing
tCLKH
tCLKL
NO OPERATION
tDS
tSKEW1
tENS
WENA1
tCLK
tDH
tWFF
tWFF
tENH
WCLKA (WCLKB)
DA0 −DA8
FFA (FFB)
RENA1,RENB2
RCLKA (RCLKB)
48X1–6
NO OPERATION
WENA2(WENB2)
(if applicable)
(WENB1)
(RENB1, RENB2)
(DB0−DB8)
[10]
Read Cycle Timing
tCLKH
tCLKL
NO OPERATION
tSKEW1
tCLK
tOHZ
tREF
tREF
tOE
tENS
tOLZ
tA
tENH
VALID DATA
48X1–7
EFA(EFB)
WCLKA,WCLKB
OEA(OEB)
WENA2(WENB2)
QA0−QA8
(QB0−QB8)
[11]
(RENB1,RENB2)
RENA1,RENA2
WENA1(WENB1)
RCLKA (RCLKB)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com