Electronic Components Datasheet Search
  English  ▼

X  

74F8961 Datasheet(PDF) 5 Page - NXP Semiconductors

Part # 74F8961
Description  Octal latched bidirectional Futurebus transceivers 3-State open-collector
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74F8961 Datasheet(HTML) 5 Page - NXP Semiconductors

  74F8961 Datasheet HTML 1Page - NXP Semiconductors 74F8961 Datasheet HTML 2Page - NXP Semiconductors 74F8961 Datasheet HTML 3Page - NXP Semiconductors 74F8961 Datasheet HTML 4Page - NXP Semiconductors 74F8961 Datasheet HTML 5Page - NXP Semiconductors 74F8961 Datasheet HTML 6Page - NXP Semiconductors 74F8961 Datasheet HTML 7Page - NXP Semiconductors 74F8961 Datasheet HTML 8Page - NXP Semiconductors 74F8961 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 11 page
background image
Philips Semiconductors FAST Products
Product specification
74F8960/74F8961
Octal latched bidirectional Futurebus transceivers
(3-State + open-collector)
December 19, 1990
5
FUNCTION TABLE FOR 74F8960
INPUTS
LATCH
OUTPUTS
OPERATING MODE
An
Bn*
LE
OEA
OEB
0
OEB
1
STATE
An
Bn
H
X
L
L
L
L
H
Z
L
A 3–state, data from A to B
L
X
L
L
L
L
L
Z
H**
X
X
H
L
L
L
Qn
Z
Qn
A 3–state, latched data to B
–
–
L
H
L
L
(1)
(1)
(1)
Feedback: A to B, B to A
–
H
H
H
L
L
H (2)
H
Z(2)
Preconditioned latch enabling data transfer from B to A
–
L
H
H
L
L
H (2)
L
Z(2)
–
–
H
H
L
L
Qn
Qn
Qn
Latch state to A and B
H
X
L
L
H
X
H
Z
Z
l
X
L
L
H
X
l
Z
Z
B and A 3–state
X
X
H
L
H
X
Qn
Z
Z
–
H
L
H
H
X
H
H
Z
–
L
L
H
H
H
L
L
Z
B 3–state, data from B to A
–
H
H
H
H
H
Qn
H
Z
–
L
H
H
H
H
Qn
L
Z
H
X
L
L
X
H
H
Z
Z
l
X
L
L
X
H
l
Z
Z
B and A 3–state
X
X
H
L
X
H
Qn
Z
Z
–
H
L
H
X
H
H
H
Z
–
L
L
H
X
H
L
L
Z
B 3–state, data from B to A
–
H
H
H
X
H
Qn
H
Z
–
L
H
H
X
H
Qn
L
Z
NOTES:
1. H = High–voltage level
2. L
= Low–voltage level
3. X = Don’t care
4. –
= Input not externally driven
5. Z = High impedance (off) state
6. Qn = High or low voltage level one setup time prior to the low–to–high LE transition.
7. (1) = Condition will cause a feedback loop path: A to B and B to A.
8. (2) = The latch must be preconmditioned such that B inputs may assume a high or low level while OEB0 and OEB1 are low and LE is high.
9. H**= Goes to level of pullup voltage.
10. B* = Precaution should be taken to insure the B inputs do not float. If they do they are equal to low state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com