Electronic Components Datasheet Search
  English  ▼

X  

QL3012 Datasheet(PDF) 1 Page - List of Unclassifed Manufacturers

Part # QL3012
Description  60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

QL3012 Datasheet(HTML) 1 Page - List of Unclassifed Manufacturers

  QL3012 Datasheet HTML 1Page - List of Unclassifed Manufacturers QL3012 Datasheet HTML 2Page - List of Unclassifed Manufacturers QL3012 Datasheet HTML 3Page - List of Unclassifed Manufacturers QL3012 Datasheet HTML 4Page - List of Unclassifed Manufacturers QL3012 Datasheet HTML 5Page - List of Unclassifed Manufacturers QL3012 Datasheet HTML 6Page - List of Unclassifed Manufacturers QL3012 Datasheet HTML 7Page - List of Unclassifed Manufacturers QL3012 Datasheet HTML 8Page - List of Unclassifed Manufacturers QL3012 Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 14 page
background image
8-23
60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density
Military Plastic pASIC 3 Family
Rev B
Military pASIC 3 - 3.3V Family
Device Highlights
High Performance and High Density
s
60,000 Usable PLD Gates with 316 I/Os
s
16-bit counter speeds over 300 MHZ, data path
speeds over 400 MHz
s
0.35um four-layer metal non-volatile CMOS
process for smallest die sizes
Easy to Use/Fast Development Cycles
s
100% routable with 100% utilization and complete
pin-out stability
s
Variable-grain logic cells provide high performance
and 100% utilization
s
Comprehensive design tools include high quality
Verilog/VHDL synthesis
Advanced I/O Capabilities
s
Interfaces with both 3.3 volt and 5.0 volt devices
s
PCI compliant with 3.3V and 5.0V buses for -1/-2
speed grades
s
Full JTAG boundary scan
s
Registered I/O cells with individually controlled
clocks and output enables
Features
Total of 180 I/O pins
s
308 bidirectional input/output pins, PCI-compliant
for 5.0 volt and 3.3 volt buses for -1/-2 speed
grades
s
8 high-drive input/distributed network pins
Eight Low-Skew Distributed Networks
s
Two array clock/control networks available to the
logic cell flip-flop clock, set and reset inputs - each
driven by an input-only pin
s
Up to six global clock/control networks available
to the logic cell F1, clock, set and reset inputs and
the input and I/O register clock, reset and enable
inputs as well as the output enable control - each
driven by an input-only or I/O pin, or any logic cell
output or I/O cell feedback
High Performance
s
Input + logic cell + output total delays under 6 ns
s
Data path speeds exceeding 400 MHz
s
Counter speeds over 300 MHz
TABLE 1: Selector Table
DEVICE HIGHLIGHTS
FEATURES
Device
ASIC
Gates
PLD
Gates
Package
Max
I/O
Qualification
Level
Supply
Voltage
QL3012
8,000
12,000
84PLCC
68
M
3.3V
QL3025
16,000
25,000
208PQFP
174
M
3.3V
QL3040
24,000
40,000
208PQFP
174
M
3.3V
QL3060
36,000
60,000
208PQFP
174
M
3.3V
M = Military Temperature (-55 to +125 degrees C)


Similar Part No. - QL3012

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
QL3025 ETC1-QL3025 Datasheet
528Kb / 17P
25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL30250PB256C ETC1-QL30250PB256C Datasheet
528Kb / 17P
25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL30250PB256I ETC1-QL30250PB256I Datasheet
528Kb / 17P
25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL30250PB256M ETC1-QL30250PB256M Datasheet
528Kb / 17P
25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL30250PF144C ETC1-QL30250PF144C Datasheet
528Kb / 17P
25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
More results

Similar Description - QL3012

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
QL8025 ETC-QL8025 Datasheet
739Kb / 49P
LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL4016 ETC-QL4016 Datasheet
478Kb / 18P
16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL2009 ETC-QL2009 Datasheet
272Kb / 12P
3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility
QL4009 ETC1-QL4009 Datasheet
373Kb / 18P
9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL2003 ETC1-QL2003 Datasheet
333Kb / 10P
3.3V and 5.0V pASIC-R 2 FPGA Combining Speed, Density, Low Cost and Flexibility
QL4016-1PB456M ETC1-QL4016-1PB456M Datasheet
576Kb / 22P
90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
QL4058 ETC1-QL4058 Datasheet
536Kb / 23P
58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL3025 ETC1-QL3025 Datasheet
528Kb / 17P
25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL2007 ETC1-QL2007 Datasheet
299Kb / 10P
3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility
logo
ATMEL Corporation
ATF16V8B ATMEL-ATF16V8B_1 Datasheet
657Kb / 16P
High Performance Flash PLD
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com