Electronic Components Datasheet Search
  English  ▼

X  

V3020TP8B Datasheet(PDF) 7 Page - EM Microelectronic - MARIN SA

Part # V3020TP8B
Description  Ultra Low Power 1-Bit 32 kHz RTC
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EMMICRO [EM Microelectronic - MARIN SA]
Direct Link  http://www.emmicroelectronic.com
Logo EMMICRO - EM Microelectronic - MARIN SA

V3020TP8B Datasheet(HTML) 7 Page - EM Microelectronic - MARIN SA

Back Button V3020TP8B Datasheet HTML 3Page - EM Microelectronic - MARIN SA V3020TP8B Datasheet HTML 4Page - EM Microelectronic - MARIN SA V3020TP8B Datasheet HTML 5Page - EM Microelectronic - MARIN SA V3020TP8B Datasheet HTML 6Page - EM Microelectronic - MARIN SA V3020TP8B Datasheet HTML 7Page - EM Microelectronic - MARIN SA V3020TP8B Datasheet HTML 8Page - EM Microelectronic - MARIN SA V3020TP8B Datasheet HTML 9Page - EM Microelectronic - MARIN SA V3020TP8B Datasheet HTML 10Page - EM Microelectronic - MARIN SA V3020TP8B Datasheet HTML 11Page - EM Microelectronic - MARIN SA Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 17 page
background image
R
V3020
Copyright © 2005, EM Microelectronic-Marin SA
7
www.emmicroelectronic.com
Timing Characteristics (standard temperature range)
VSS= 0V and TA=-40 to +85°C, unless otherwise specified
Parameter
Symbol
Test Conditions
Min.
Max.
Min.
Typ.
Max.
Unit
VDD ≥ 2V
VDD = 5.0V ±10%
Chip select duration
tCS
Write cycle
500
50
ns
RAM access time (note 1)
tACC
CLOAD = 50pF
300
50
60
ns
Time between two transfers
tW
500
100
ns
Rise time (note 2)
tR
10
200
10
200
ns
Fall time (note 2)
tF
10
200
10
200
ns
Data valid to Hi-impedance (note 3)
tDF
15
200
15
30
40
ns
Write data settle time (note 4)
tDW
80
50
ns
Data hold time (note 5)
tDH
120
25
ns
Advance write time
tADW
20
10
ns
Write pulse time (note 6)
tWC
500
50
ns
Table 4
Timing Characteristics (standard temperature range)
VSS= 0V and TA=-40 to +125°C, unless otherwise specified
Parameter
Symbol
Test Conditions
Min.
Max.
Min.
Typ.
Max.
Unit
VDD ≥ 2V
VDD = 5.0V ±10%
Chip select duration
tCS
Write cycle
500
60
ns
RAM access time (note 1)
tACC
CLOAD = 50pF
300
50
60
ns
Time between two transfers
tW
500
120
ns
Rise time (note 2)
tR
10
100
10
100
ns
Fall time (note 2)
tF
10
100
10
100
ns
Data valid to Hi-impedance (note 3)
tDF
15
200
15
30
50
ns
Write data settle time (note 4)
tDW
80
50
ns
Data hold time (note 5)
tDH
120
25
ns
Advance write time
tADW
20
15
ns
Write pulse time (note 6)
tWC
500
60
ns
Table 4 ex.
Note 1
: tACC starts from RD or CS , whichever activates last
Typically, tACC = 5 + 0.9 CEXT in ns; where CEXT (external parasitic capacitance) is in pF
Note 2
: CS ,
RD , DS , WR and R/ W rise and fall times are specified by tR and tF
Note 3
: tDF starts from RD or CS , whichever deactivates first
Note 4
: tDW ends at WR or CS , whichever deactivates first
Note 5
: tDH starts from WR or CS , whichever deactivates first
Note 6
: tWC starts from WR or CS , whichever activates last and ends at WR or CS , whichever deactivates first



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com