Electronic Components Datasheet Search
  English  ▼

X  

74HC161 Datasheet(PDF) 9 Page - NXP Semiconductors

Part # 74HC161
Description  Presettable synchronous 4-bit binary counter; asynchronous reset
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC161 Datasheet(HTML) 9 Page - NXP Semiconductors

Back Button 74HC161 Datasheet HTML 4Page - NXP Semiconductors 74HC161 Datasheet HTML 5Page - NXP Semiconductors 74HC161 Datasheet HTML 6Page - NXP Semiconductors 74HC161 Datasheet HTML 7Page - NXP Semiconductors 74HC161 Datasheet HTML 8Page - NXP Semiconductors 74HC161 Datasheet HTML 9Page - NXP Semiconductors 74HC161 Datasheet HTML 10Page - NXP Semiconductors 74HC161 Datasheet HTML 11Page - NXP Semiconductors 74HC161 Datasheet HTML 12Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
December 1990
9
Philips Semiconductors
Product specification
Presettable synchronous 4-bit binary
counter; asynchronous reset
74HC/HCT161
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT types
The value of additional quiescent supply current (
∆ICC) for a unit load of 1 is given in the family specifications.
To determine
∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr =tf = 6 ns; CL = 50 pF
INPUT
UNIT LOAD COEFFICIENT
MR
0.95
CP
1.10
CEP
0.25
Dn
0.25
CET
0.75
PE
0.30
SYMBOL
PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HCT
VCC
(V)
WAVEFORMS
+25
−40 to +85
−40 to +125
min.
typ.
max.
min.
max.
min.
max.
tPHL/ tPLH
propagation delay
CP to Qn
23
43
54
65
ns
4.5
Fig.8
tPHL/ tPLH
propagation delay
CP to TC
28
48
60
72
ns
4.5
Fig.8
tPHL
propagation delay
MR to Qn
29
46
58
69
ns
4.5
Fig.9
tPHL
propagation delay
MR to TC
30
51
64
77
ns
4.5
Fig.9
tPHL/ tPLH
propagation delay
CET to TC
17
35
44
53
ns
4.5
Fig.10
tTHL/ tTLH
output transition time
7
15
19
22
ns
4.5
Figs 8 and 10
tW
clock pulse width
HIGH or LOW
16
7
20
24
ns
4.5
Fig.8
tW
master reset pulse
width; LOW
20
10
25
30
ns
4.5
Fig.9
trem
removal time
MR to CP
20
6
25
30
ns
4.5
Fig.9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com