Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

74HC162 Datasheet(PDF) 7 Page - NXP Semiconductors

Part # 74HC162
Description  Presettable synchronous BCD decade counter; synchronous reset
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC162 Datasheet(HTML) 7 Page - NXP Semiconductors

Back Button 74HC162 Datasheet HTML 3Page - NXP Semiconductors 74HC162 Datasheet HTML 4Page - NXP Semiconductors 74HC162 Datasheet HTML 5Page - NXP Semiconductors 74HC162 Datasheet HTML 6Page - NXP Semiconductors 74HC162 Datasheet HTML 7Page - NXP Semiconductors 74HC162 Datasheet HTML 8Page - NXP Semiconductors 74HC162 Datasheet HTML 9Page - NXP Semiconductors 74HC162 Datasheet HTML 10Page - NXP Semiconductors 74HC162 Datasheet HTML 11Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
December 1990
7
Philips Semiconductors
Product specification
Presettable synchronous BCD decade
counter; synchronous reset
74HC/HCT162
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
SYMBOL
PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HC
VCC
(V)
WAVEFORMS
+25
−40 to +85
−40 to +125
min.
typ.
max.
min.
max.
min.
max.
tPHL/ tPLH
propagation delay
CP to Qn
58
21
17
190
38
32
240
48
41
285
57
48
ns
2.0
4.5
6.0
Fig.8
tPHL/ tPLH
propagation delay
CP to TC
69
25
20
215
43
37
270
54
46
325
65
55
ns
2.0
4.5
6.0
Fig.8
tPHL/ tPLH
propagation delay
CET to TC
39
14
11
150
30
26
190
38
33
225
45
38
ns
2.0
4.5
6.0
Fig.9
tTHL/ tTLH
output transition
time
19
7
6
75
15
13
95
19
16
110
22
19
ns
2.0
4.5
6.0
Figs 8 and 9
tW
clock pulse width
HIGH or LOW
80
16
14
22
8
6
100
20
17
120
24
20
ns
2.0
4.5
6.0
Fig.8
tsu
set-up time
MR, Dn to CP
100
20
17
28
10
8
125
25
21
150
30
26
ns
2.0
4.5
6.0
Figs 9 and 11
tsu
set-up time
PE to CP
135
27
23
39
14
11
170
34
29
205
41
35
ns
2.0
4.5
6.0
Fig.9
tsu
set-up time
CEP, CET to CP
200
40
34
69
25
20
250
50
43
300
60
51
ns
2.0
4.5
6.0
Fig.12
th
hold time
Dn, PE, CEP,
CET, MR to CP
0
0
0
−17
−6
−5
0
0
0
0
0
0
ns
2.0
4.5
6.0
Figs 9, 11 and
12
fmax
maximum clock
pulse
frequency
6.0
30
35
19
57
68
4.8
24
28
4.0
20
24
MHz
2.0
4.5
6.0
Fig.8



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com