Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

74HC165 Datasheet(PDF) 5 Page - NXP Semiconductors

Part # 74HC165
Description  8-bit parallel-in/serial-out shift register
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC165 Datasheet(HTML) 5 Page - NXP Semiconductors

  74HC165 Datasheet HTML 1Page - NXP Semiconductors 74HC165 Datasheet HTML 2Page - NXP Semiconductors 74HC165 Datasheet HTML 3Page - NXP Semiconductors 74HC165 Datasheet HTML 4Page - NXP Semiconductors 74HC165 Datasheet HTML 5Page - NXP Semiconductors 74HC165 Datasheet HTML 6Page - NXP Semiconductors 74HC165 Datasheet HTML 7Page - NXP Semiconductors 74HC165 Datasheet HTML 8Page - NXP Semiconductors 74HC165 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
December 1990
5
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
74HC/HCT165
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR HC
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
SYMBOL
PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HC
VCC
(V)
WAVEFORMS
+25
−40 to +85
−40 to +125
min.
typ.
max.
min.
max.
min.
max.
tPHL/ tPLH
propagation delay
CE, CP to Q7, Q7
52
19
15
165
33
28
205
41
35
250
50
43
ns
2.0
4.5
6.0
Fig.6
tPHL/ tPLH
propagation delay
PL to Q7, Q7
50
18
14
165
33
28
205
41
35
250
50
43
ns
2.0
4.5
6.0
Fig.6
tPHL/ tPLH
propagation delay
D7 to Q7, Q7
36
13
10
120
24
20
150
30
26
180
36
31
ns
2.0
4.5
6.0
Fig.6
tTHL/ tTLH
output transition
time
19
7
6
75
15
13
95
19
16
110
22
19
ns
2.0
4.5
6.0
Fig.6
tW
clock pulse width
HIGH or LOW
80
16
14
17
6
5
100
20
17
120
24
20
ns
2.0
4.5
6.0
Fig.6
tW
parallel load pulse
width; LOW
80
16
14
14
5
4
100
20
17
120
24
20
ns
2.0
4.5
6.0
Fig.6
trem
removal time
PL to CP, CE
100
20
17
22
8
6
125
25
21
150
30
26
ns
2.0
4.5
6.0
Fig.6
tsu
set-up time
Ds to CP, CE
80
16
14
11
4
3
100
20
17
120
24
20
ns
2.0
4.5
6.0
Fig.6
tsu
set-up time
CE to CP;
CP to CE
80
16
14
17
6
5
100
20
17
120
24
20
ns
2.0
4.5
6.0
Fig.6
tsu
set-up time
Dn to PL
80
16
14
22
8
6
100
20
17
120
24
20
ns
2.0
4.5
6.0
Fig.6



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com