AM68AX datasheet(206/251 Pages) TI

206 / 251 page

7.10.5.17.1.2 High Speed SDR Mode

Table 7-61, Figure 7-79, Table 7-62, and Figure 7-80 present timing requirements and switching characteristics

for MMC0 – High Speed SDR Mode.

Table 7-61. MMC0 Timing Requirements – High Speed SDR Mode

see Figure 7-79

NO.

MIN

MAX

UNIT

HSSDR1

tsu(cmdV-clkH)

Setup time, MMC0_CMD valid before MMC0_CLK rising edge

2.99

HSSDR2

th(clkH-cmdV)

Hold time, MMC0_CMD valid after MMC0_CLK rising edge

2.67

HSSDR3

tsu(dV-clkH)

Setup time, MMC0_DAT[7:0] valid before MMC0_CLK rising edge

2.99

HSSDR4

th(clkH-dV)

Hold time, MMC0_DAT[7:0] valid after MMC0_CLK rising edge

2.67

Figure 7-79. MMC0 – High Speed SDR Mode – Receive Mode

Table 7-62. MMC0 Switching Characteristics – High Speed SDR Mode

see Figure 7-80

NO.

PARAMETER

MIN

MAX

UNIT

fop(clk)

Operating frequency, MMC0_CLK

MHz

HSSDR5

tc(clk)

Cycle time, MMC0_CLK

HSSDR6

tw(clkH)

Pulse duration, MMC0_CLK high

9.2

HSSDR7

tw(clkL)

Pulse duration, MMC0_CLK low

9.2

HSSDR8

td(clkL-cmdV)

Delay time, MMC0_CLK falling edge to MMC0_CMD transition

–3.2

3.8

HSSDR9

td(clkL-dV)

Delay time, MMC0_CLK falling edge to MMC0_DAT[7:0] transition

–3.2

3.8

Figure 7-80. MMC0 – High Speed SDR Mode – Transmit Mode

AM68A

SPRSP91 – FEBRUARY 2023

www.ti.com

206

Submit Document Feedback

Product Folder Links: AM68A

AM68AX Datasheet(PDF) 206 Page - Texas Instruments

AM68AX Datasheet(HTML) 206 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL