Electronic Components Datasheet Search
  English  ▼

X  

AM68AX Datasheet(PDF) 209 Page - Texas Instruments

Part # AM68AX
Description  AM68Ax Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM68AX Datasheet(HTML) 209 Page - Texas Instruments

Back Button AM68AX Datasheet HTML 205Page - Texas Instruments AM68AX Datasheet HTML 206Page - Texas Instruments AM68AX Datasheet HTML 207Page - Texas Instruments AM68AX Datasheet HTML 208Page - Texas Instruments AM68AX Datasheet HTML 209Page - Texas Instruments AM68AX Datasheet HTML 210Page - Texas Instruments AM68AX Datasheet HTML 211Page - Texas Instruments AM68AX Datasheet HTML 212Page - Texas Instruments AM68AX Datasheet HTML 213Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 209 / 251 page
background image
7.10.5.17.2 MMC1/2 - SD/SDIO Interface
MMC1 interface is compliant with the SD Host Controller Standard Specification 4.10 and SD Physical Layer
Specification v3.01 as well as SDIO Specification v3.00 and they support the following SD Card applications:
• Default speed
• High speed
• UHS–I SDR12
• UHS–I SDR25
• UHS–I SDR50
• UHS–I SDR104
• UHS–I DDR50
Table 7-67 presents the required DLL software configuration settings for MMC1 timing modes.
Table 7-67. MMC1 DLL Delay Mapping for All Timing Modes
REGISTER NAME
MMCSD12_SS_PHY_CTRL_4_REG
MMCSD12_SS_PHY_CTRL_5_REG
BIT FIELD
[20]
[15:12]
[8]
[4:0]
[2:0]
BIT FIELD NAME
OTAPDLYENA OTAPDLYSEL ITAPDLYENA
ITAPDLYSEL
CLKBUFSEL
MODE
DESCRIPTION
DELAY
ENABLE
DELAY
VALUE
INPUT
DELAY
ENABLE
INPUT
DELAY
VALUE
DELAY
BUFFER
DURATION
Default
Speed
4-bit PHY operating
3.3 V, 25 MHz
0x0
0x0
0x0
0x0
0x7
High
Speed
4-bit PHY operating
3.3 V, 50 MHz
0x0
0x0
0x0
0x0
0x7
UHS-I
SDR12
4-bit PHY operating
1.8 V, 25 MHz
0x1
0xF
0x0
0x0
0x7
UHS-I
SDR25
4-bit PHY operating
1.8 V, 50 MHz
0x1
0xF
0x0
0x0
0x7
UHS-I
SDR50
4-bit PHY operating
1.8 V, 100 MHz
0x1
0xC
0x1
Tuning
0x7
UHS-I
DR50
4-bit PHY operating
1.8 V, 50 MHz
0x1
0xC
0x1
0x2
0x7
UHS-I
SDR104
4-bit PHY operating
1.8, V 200 MHz
0x1
0x5
0x1
Tuning
0x7
Table 7-68 presents timing conditions for MMC1.
Table 7-68. MMC1 Timing Conditions
PARAMETER
MIN
MAX UNIT
INPUT CONDITIONS
SRI
Input slew rate
Default Speed, High Speed
0.69
2.06
V/ns
UHS–I SDR12, UHS–I SDR25
0.34
1.34
V/ns
USH-1 DDR50
1.00
2.00
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
All modes
1
10
pF
PCB CONNECTIVITY REQUIREMENTS
td(Trace Delay)
Propagation delay of each trace
UHS–I DDR50
240.03
1134
ps
All other modes
126
1386
ps
td(Trace Mismatch
Delay)
Propagation delay mismatch across all
traces
UHS–I DDR50
20
ps
UHS–I SDR104
8
ps
All other modes
100
ps
www.ti.com
AM68A
SPRSP91 – FEBRUARY 2023
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
209
Product Folder Links: AM68A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com