Electronic Components Datasheet Search
  English  ▼

X  

83026AMILF Datasheet(PDF) 4 Page - Renesas Technology Corp

Part # 83026AMILF
Description  Low Skew, 1-to-2, Differential-to-LVCMOS/LVTTL Fanout
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

83026AMILF Datasheet(HTML) 4 Page - Renesas Technology Corp

  83026AMILF Datasheet HTML 1Page - Renesas Technology Corp 83026AMILF Datasheet HTML 2Page - Renesas Technology Corp 83026AMILF Datasheet HTML 3Page - Renesas Technology Corp 83026AMILF Datasheet HTML 4Page - Renesas Technology Corp 83026AMILF Datasheet HTML 5Page - Renesas Technology Corp 83026AMILF Datasheet HTML 6Page - Renesas Technology Corp 83026AMILF Datasheet HTML 7Page - Renesas Technology Corp 83026AMILF Datasheet HTML 8Page - Renesas Technology Corp 83026AMILF Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 13 page
background image
4
©2015 Integrated Device Technology, Inc
December 15, 2015
83026I Datasheet
AC Electrical Characteristics
Table 4. AC Characteristics, VDD = 3.3V ± 0.3V, TA = -40°C to 85°C
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is
mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium
has been reached under these conditions.
All parameters measured at fMAX unless noted otherwise.
NOTE 1: Measured from the differential input crossing point to the output at VDD/2.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDD/2.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using
the same type of inputs on each device, the outputs are measured at VDD/2.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
fMAX
Output Frequency
350
MHz
tPD
Propagation Delay, NOTE 1
ƒ
 350MHz
1.7
2.1
2.5
ns
tsk(o)
Output Skew; NOTE 2, 4
5
20
ps
tsk(pp)
Part-to-Part Skew; NOTE 3, 4
600
ps
tjit
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter Section
125MHz, Integration Range
(12kHz – 20MHz)
0.092
ps
tR / tF
Output Rise/Fall Time
0.8V to 2V
150
300
450
ps
odc
Output Duty Cycle
40
50
60
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com