1

©2015 Integrated Device Technology, Inc

December 15, 2015

General Description

The 83026I is a low skew, 1-to-2 Differential-to- LVCMOS/LVTTL

Fanout Buffer and a member of the family of High Performance

Clock Solutions from IDT.The differential input can accept most

differential signal types (LVDS, LVHSTL, LVPECL, SSTL, and HCSL)

and translate to two single-ended LVCMOS/LVTTL outputs with a

maximum output skew of 20ps. The small 8-lead SOIC footprint

makes this device ideal for use in applications with limited board

space.

Features

• Two LVCMOS/LVTTL outputs

• Differential CLK/nCLK input pair

• CLK/nCLK pair can accept the following differential

input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL

• Output frequency: 350MHz (typical)

• Output skew: 20ps (maximum)

• Part-to-part skew: 600ps (maximum)

• Additive phase jitter, RMS: 0.092ps (typical)

• Small 8 lead SOIC package saves board space

• Full 3.3V operating supply

• -40°C to 85°C ambient operating temperature

• Available in lead-free (RoHS 6) package

1

2

3

4

8

7

6

5

VDD

Q0

Q1

GND

nc

nCLK

nc

CLK

Q0

Q1

CLK

nCLK

Pulldown

Pullup

83026I

8-Lead SOIC, 150Mil

3.9mm x 4.9mm x 1.375mm package body

M Package

Top View

Pin Assignment

Block Diagram

83026I

Datasheet

Low Skew, 1-to-2,

Differential-to-LVCMOS/LVTTL Fanout