Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

P9027LP-R Datasheet(PDF) 21 Page - Renesas Technology Corp

Part # P9027LP-R
Description  Wireless Power Receiver for ≤ 3W Applications
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

P9027LP-R Datasheet(HTML) 21 Page - Renesas Technology Corp

Back Button P9027LP-R Datasheet HTML 17Page - Renesas Technology Corp P9027LP-R Datasheet HTML 18Page - Renesas Technology Corp P9027LP-R Datasheet HTML 19Page - Renesas Technology Corp P9027LP-R Datasheet HTML 20Page - Renesas Technology Corp P9027LP-R Datasheet HTML 21Page - Renesas Technology Corp P9027LP-R Datasheet HTML 22Page - Renesas Technology Corp P9027LP-R Datasheet HTML 23Page - Renesas Technology Corp P9027LP-R Datasheet HTML 24Page - Renesas Technology Corp P9027LP-R Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
P9027LP-R Datasheet
© 2016 Integrated Device Technology, Inc
21
April 28, 2016
Byte
Address
Byte Name
Bit
Field Typical
Default
Value
Description
0xD9
INTR_MSKD
6
R
0
TS1 voltage is above programmed voltage, INT pin
will be toggled.
0xD9
INTR_MSKD
5
R
0
“1” when die temperature is greater than
Tdie_shutdown, INT pin will be toggled.
0xD9
INTR_MSKD
4:3
R
0
Reserved
0xD9
INTR_MSKD
2
R
0
“1” when End Of Charge (EOC) pin is set
INT
̅̅̅̅̅ pin will
be toggled.
0xD9
INTR_MSKD
1
R
0
Reserved
0xD9
INTR_MSKD
0
R
0
“1” when enable (
EN
̅̅̅̅) pin is set high, INT
̅̅̅̅̅ pin will be
toggled.
Setting 1s in the register enable co-responding fault to send End of Power Transfer.
Table 16. Masked Fault Enable Register
Byte
Address
Byte Name
Bit
Field Typical
Default
Value
Description
0x00
FLT_MSKD_EN
7:5
R/W
0
Reserved.
0x00
FLT_MSKD_EN
4
R/W
0
Thermal regulation loop is fault enabled send End of Power
Packet.
0x00
FLT_MSKD_EN
3:0
R/W
1
Reserved.
0x01
FLT_MSKD_EN
7
R/W
1
TS2 fault is enabled to send End of Power Packet.
0x01
FLT_MSKD_EN
6
R/W
1
TS1 fault is enabled to send End of Power Packet.
0x01
FLT_MSKD_EN
5
R/W
1
Die temperature shutdown is enabled to send End of Power
Packet.
0x01
FLT_MSKD_EN
4:3
R/W
1
Reserved.
0x01
FLT_MSKD_EN
2
R/W
1
End of Charge is enabled to send End of Power Packet.
0x01
FLT_MSKD_EN
1
R/W
1
Reserved.
0x01
FLT_MSKD_EN
0
R/W
1
Function to use EN pin to send End of Power Transfer is
enabled.
Setting 1s in the register enable co-responding fault to pull high
INT
̅̅̅̅̅ pin.
Table 17. Masked Interrupt Enable
Byte
Address
Byte Name
Bit
Field Typical
Default
Value
Description
0x02
INTR_MSKD_EN
7:5
R/W
1
Reserved.
0x02
INTR_MSKD_EN
4
R/W
1
Thermal regulation interrupt is enabled to toggle
INT
̅̅̅̅̅ pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com