DA9232 datasheet(32/51 Pages) RENESAS

32 / 51 page

DA9232

High Efficiency, Ultra-Low Quiescent Current and Ultra-

Low Output Ripple Buck Regulator

NDA Confidential

Datasheet

CFR0011-120-00 Rev 5

32 of 50

When the address is matching the following event sequence happens:

1. The device generates an ACKNOWLEDGE to indicate to the master that the communication link

has been established

2. The master generates SCL clock cycles to transmit or receive data

3. After receiving data, an ACKNOWLEDGE is generated either by the device or the master

(whichever is transmitting the data)

A data sequence is 9-bit, consisting of 8-bit data and 1-bit ACKNOWLEDGE. It can be repeated

as long as necessary.

4. The master generates a STOP condition to end the data transfer

The bus returns to IDLE-mode if during a message a new START or STOP condition occurs. Data is

transmitted MSB first for both R/W operations.

10.5 GPO Pin Function Programming

DA9232 has a General-purpose output (GPO) pin which can be programmed to have multiple

functions.

10.5.1

Power Good Indicator

When GPO pin is configured to the VDD power good indicator, it is an open drain output and can be

configured to either active high or active low. When GPO status is Hi-Z, an external pull-up is

required for GPO to be high.

Table 12: GPO as Power Good Indicator

GPO Configuration

VIN > VIN_UVLO

GPO Status

Active High

Yes

Hi-Z

Active Low

Hi-Z

Yes

10.5.2

Event Indicator

GPO pin can also be configured as the event indicator in open drain output. Whenever there is an

event or multiple events (VIN_UV_EVNT or OV_BUCK_EVENT or OC_BUCK_EVENT or

UV_BUCK_EVENT) happen, GPO will be pulled down Low. This can be used as an interrupt to host

CPU to inform events happened. When there is no event, GPO will remain in Hi-Z status and an

external pull-up is required for GPO to be high.

10.5.3

Reset Pulse Generation

GPO pin can be configured to generate a reset pulse signal when buck starts. The reset signal can

be used by host CPU or other device that are connected to buck output. When GPO is Low, it

indicates a reset pulse period; when GPO is in Hi-Z status (An external pull-up is required for GPO to

be high), it indicates a non-reset period.

There is also a timing control to negate the reset pulse signal. The GPO reset pulse width can be

adjusted between 8 and 112 ms measured from written 1 to BUCK_EN register bit.

Revision 2.

8-Feb-2022

22 Renesas Electronics

DA9232 Datasheet(PDF) 32 Page - Renesas Technology Corp

DA9232 Datasheet(HTML) 32 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Datasheet Download

Link URL