CS5320 datasheet(119/160 Pages) AMCC

119 / 160 page

S5320 – PCI Match Maker: Pass-Thru Operation

Revision 5.03 – June 14, 2006

AMCC Confidential and Proprietary

DS1656

119

Data Sheet

Clock 3:

The Add-On latches the address. Data 1 is

driven on the DQ bus as a result of the previous read.

As PTRDY# is sampled asserted, the PTBE# outputs

are updated to indicate which bytes are valid for the

second transfer. The BE[3:0]#, ADR[6:2], and

SELECT# inputs remain driven along with RD# to read

out the next data. PTRDY# remains asserted, indicat-

ing that the second transfer is complete.

Clock 4:

Add-On logic uses the rising edge of this

clock to store DATA1. DATA2 is driven on the DQ bus

as a result of the previous read. As PTRDY# is sam-

pled asserted, the PTBE# outputs are updated to

indicate which bytes are valid for the third transfer.

PTRDY# remains asserted, indicating that the third

transfer is complete.

Clock 5:

Add-On logic uses the rising edge of this

clock to store DATA2. PTBURST# is deasserted indi-

cating that only a single data phase remains. DATA3 is

driven on the Add-On bus. The PTBE# outputs are

updated to indicate which bytes are valid for the last

transfer. PTRDY# remains asserted, indicating that the

current transfer is complete.

Clock 6:

Add-on logic uses the rising edge of this

clock to store DATA3 from the S5320. PTRDY# sam-

pled completes the last data phase. As a result, the

S5320 deasserts PTATN#, and drives DATA4 onto the

DQ bus. As the Add-on sampled PTBURST# deas-

serted and PTATN# asserted, it recognizes that the

previous read was the last one. As a result, the Add-

On deasserts SELECT#, ADR[6:2], BE[3:0]#, RD# and

PTRDY#.

Clock 7:

The Add-on logic stores DATA4 on the rising

edge of this clock. As PTATN# is deasserted, the

Pass-Thru access is complete, and the S5320 can

accept new Pass-Thru accesses starting on the next

clock. The other Pass-Thru signals can also change

state (in anticipation of a new transfer).

Figure 65 illustrates a Passive mode transfer with a

burst of five DWORDs in a PCI to Pass-Thru burst

write with PTRDY# used to insert wait states. In some

applications, Add-On logic may not be required to

transfer data on every ADCLK and can use PTRDY#

to control the data rate transfer. In this example, Add-

On logic latches data every other clock cycle. RD# is

shown deasserted when PTRDY# is deasserted, but

could remain active during the entire Add-On burst. In

this case, the DQ would not go to tri-state between

reads, and the PTBE# outputs would lose some of

their significance (as they would transition one cycle

early as a result of the “unused” read).

Clock 0:

The address is recognized as a PCI write to

Pass-Thru region 0. The PCI bus write address is

stored in the Pass-Thru Address Register. The PCI

bus write data is stored in the S5320 write FIFO. Add-

On bus signals PTATN#, PTBURST#, PTNUM[1:0],

PTWR and PTBE[3:0] will update on the next rising

edge of ADCLK.

CS5320 Datasheet(PDF) 119 Page - Applied Micro Circuits Corporation

CS5320 Datasheet(HTML) 119 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL