 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MB90F482 Datasheet(PDF) 27 Page - fujitsu semiconductor |
|
|
|||||||||||||||||||||||||||||
MB90F482 Datasheet(HTML) 27 Page - fujitsu semiconductor |
|
|
27 / 113 page  MB90480/485 Series 27 (Continued) ×: Interrupt request flag not cleared by the interrupt clear signal. If there are two interrupt sources for the same interrupt number, the resource will clear both interrupt request flags at the DMAC interrupt clear signal. Therefore if either of the two sources uses the DMAC function, the other interrupt function cannot be used. The interrupt request enable bit for the corresponding resource should be set to “0” and interrupt requests from that resource should be handled by software polling. * : Caution : The FLASH write/erase, timebase timer, and watch timer cannot be used at the same time. Interrupt source µµµµDMA channel number Interrupt vector Interrupt control register Number Address Number Address I2C interface (MB90485 series only) × #39 FFFF60H ICR14 0000BEH A/D conversion 15 #40 FFFF5CH FLASH write/erase, timebase timer,watch timer * × #41 FFFF58H ICR15 0000BFH Delay interrupt generator module × #42 FFFF54H |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
