Electronic Components Datasheet Search
  English  ▼

X  

AM29BDS128HE8 Datasheet(PDF) 36 Page - SPANSION

Part # AM29BDS128HE8
Description  128 or 64 Megabit (8 M or 4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SPANSION [SPANSION]
Direct Link  http://www.spansion.com
Logo SPANSION - SPANSION

AM29BDS128HE8 Datasheet(HTML) 36 Page - SPANSION

Back Button AM29BDS128HE8 Datasheet HTML 32Page - SPANSION AM29BDS128HE8 Datasheet HTML 33Page - SPANSION AM29BDS128HE8 Datasheet HTML 34Page - SPANSION AM29BDS128HE8 Datasheet HTML 35Page - SPANSION AM29BDS128HE8 Datasheet HTML 36Page - SPANSION AM29BDS128HE8 Datasheet HTML 37Page - SPANSION AM29BDS128HE8 Datasheet HTML 38Page - SPANSION AM29BDS128HE8 Datasheet HTML 39Page - SPANSION AM29BDS128HE8 Datasheet HTML 40Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 89 page
background image
34
Am29BDS128H/Am29BDS640H
27024B3 May 10, 2006
D A TA
SH EE T
Table 14.
Programmable Wait State Settings
Notes:
1. Upon power-up or hardware reset, the default setting is
seven wait states.
2. RDY will default to being active with data when the Wait
State Setting is set to a total initial access cycle of 2.
It is recommended that the wait state command
sequence be written, even if the default wait state value
is desired, to ensure the device is set as expected. A
hardware reset will set the wait state to the default set-
ting.
Reduced Wait-state Handshaking Option
If the device is equipped with the reduced wait-state
handshaking option, the host system should set
address bits A14–A12 to 010 for the system/device to
execute at maximum speed.
Table 15 describes the typical number of clock cycles
(wait states) for various conditions.
Table 15.
Wait States for Reduced Wait-state
Handshaking
Notes:
1. If the latched address is 3Eh or 3Fh (or an address offset
from either address by a multiple of 64), add two access
cycles to the values listed.
2. In the 8-, 16-, and 32-word burst modes, the address
pointer does not cross 64-word boundaries (3Fh, or
addresses offset from 3Fh by a multiple of 64).
3. Typical initial access cycles may vary depending on
system margin requirements.
A14
A13
A12
Total Initial Access
Cycles
000
2
001
3
010
4
011
5
100
6
1
0
1
7 (default)
110
Reserved
111
Reserved
System
Frequency
Range
Even Initial
Address
Odd Initial
Address
Device
Speed
Rating
6
–22 MHz
2
2
D
(54 MHz)
22
–28 MHz
2
3
28
–43 MHz
3
4
43
–54 MHz
4
5
6
–28 MHz
2
2
E
(66 MHz)
28
–35 MHz
2
3
35
–53 MHz
3
4
53
–66 MHz
4
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com