Electronic Components Datasheet Search
  English  ▼

X  

AM29BDS128HE8 Datasheet(PDF) 7 Page - SPANSION

Part # AM29BDS128HE8
Description  128 or 64 Megabit (8 M or 4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SPANSION [SPANSION]
Direct Link  http://www.spansion.com
Logo SPANSION - SPANSION

AM29BDS128HE8 Datasheet(HTML) 7 Page - SPANSION

Back Button AM29BDS128HE8 Datasheet HTML 3Page - SPANSION AM29BDS128HE8 Datasheet HTML 4Page - SPANSION AM29BDS128HE8 Datasheet HTML 5Page - SPANSION AM29BDS128HE8 Datasheet HTML 6Page - SPANSION AM29BDS128HE8 Datasheet HTML 7Page - SPANSION AM29BDS128HE8 Datasheet HTML 8Page - SPANSION AM29BDS128HE8 Datasheet HTML 9Page - SPANSION AM29BDS128HE8 Datasheet HTML 10Page - SPANSION AM29BDS128HE8 Datasheet HTML 11Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 89 page
background image
May 10, 2006 27024B3
Am29BDS128H/Am29BDS640H
5
D A TA
SH EE T
PRODUCT SELECTOR GUIDE
Note: Speed Options ending in “8” indicate the “reduced wait-state handshaking” option, which speeds initial synchronous
accesses for even addresses. Speed Options ending in “9” indicate the “standard handshaking” option. See the AC
Characteristics section of this data sheet for full specifications.
BLOCK DIAGRAM
Note: Amax = A22 (128 Mb) or A21 (64 Mb)
Part Number
Am29BDS128H/Am29BDS640H
Burst Frequency
66 MHz
54 MHz
Speed Option
VCC, VIO = 1.65 – 1.95 V
E8, E9
D8, D9
Max Initial Synchronous Access Time, ns (TIACC)
Reduced Wait-state Handshaking; Even Address
56
69
Max Initial Synchronous Access Time, ns (TIACC)
Reduced Wait-state Handshaking; Odd Address; or Standard Handshaking
71
87.5
Max Burst Access Time, ns (TBACC)
11
13.5
Max Asynchronous Access Time, ns (TACC)
50
55
Max CE# Access Time, ns (TCE)
Max OE# Access Time, ns (TOE)
11
13.5
Input/Output
Buffers
X-Decoder
Y-Decoder
Chip Enable
Output Enable
Logic
Erase Voltage
Generator
PGM Voltage
Generator
Timer
VCC
Detector
State
Control
Command
Register
VCC
VSS
VIO
WE#
RESET#
WP#
ACC
CE#
OE#
DQ15–DQ0
Data
Latch
Y-Gating
Cell Matrix
Amax–A0
RDY
Buffer
RDY
Burst
State
Control
Burst
Address
Counter
AVD#
CLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com