ADN2865 datasheet(23/33 Pages) AD

23 / 33 page

Preliminary Technical Data

ADN2865

Rev. PrA | Page 23 of 33

the starting subaddress and each subsequent address without

manually addressing the subsequent subaddress. A data transfer

is always terminated by a stop condition. The user can also

access any unique subaddress register on a one-by-one basis

without updating all registers.

Stop and start conditions can be detected at any stage of the

data transfer. If these conditions are asserted out of sequence

with normal read and write operations, then they cause an

immediate jump to the idle condition. During a given SCK high

period, the user should issue one start condition, one stop

condition, or a single stop condition followed by a single start

condition. If an invalid subaddress is issued by the user, the

ADN2865 does not issue an acknowledge and returns to the idle

condition. If the user exceeds the highest subaddress while

reading back in autoincrement mode, then the highest subad-

dress register contents continue to be output until the master

device issues a no-acknowledge. This indicates the end of a

read. In a no-acknowledge condition, the SDATA line is not

pulled low on the ninth pulse. See Figure and Figure for

sample read and write data transfers and Figure 12 for a more

detailed timing diagram.

REFERENCE CLOCK (OPTIONAL)

A reference clock is not required to perform clock and data

recovery with the ADN2865. However, support for an optional

reference clock is provided. The reference clock can be driven

differentially or single-ended. If the reference clock is not being

used, then REFCLKP should be tied to VCC, and REFCLKN

can be left floating or tied to VEE (the inputs are internally

terminated to VCC/2). See Figure through Figure for sample

configurations.

The REFCLK input buffer accepts any differential signal with a

peak-to-peak differential amplitude of greater than 100 mV (for

example, LVPECL or LVDS) or a standard single-ended low

voltage TTL input, providing maximum system flexibility.

Phase noise and duty cycle of the reference clock are not critical

and 100 ppm accuracy is sufficient.

REFCLKP

REFCLKN

ADN2817/18

Buffer

VCC/2

100k

Figure 24. Differential REFCLK Configuration

REFCLKP

REFCLKN

ADN2817/18

Buffer

VCC/2

100k

CLK

OSC

VCC

OUT

Figure 25. Single-Ended REFCLK Configuration

REFCLKP

REFCLKN

ADN2817/18

Buffer

VCC/2

100k

VCC

Figure 26. No REFCLK Configuration

The two uses of the reference clock are mutually exclusive. The

reference clock can be used either as an acquisition aid for the

ADN2865 to lock onto data, or to measure the frequency of the

incoming data to within 0.01%. (There is the capability to

measure the data rate to approximately ±10% without the use of

a reference clock.) The modes are mutually exclusive, because,

in the first use, the user knows exactly what the data rate is and

wants to force the part to lock onto only that data rate; in the

second use, the user does not know what the data rate is and

wants to measure it.

Lock to reference mode is enabled by writing a 1 to I2C Register

Bit CTRLA[0]. Fine data rate readback mode is enabled by

writing a 1 to I2C Register Bit CTRLA[1]. Writing a 1 to both of

these bits at the same time causes an indeterminate state and is

not supported.

Using the Reference Clock to Lock onto Data

In this mode, the ADN2865 locks onto a frequency derived

from the reference clock according to the following equation:

Data Rate/2CTRLA[5:2] = REFCLK/2CTRLA[7:6]

The user must know exactly what the data rate is, and provide a

reference clock that is a function of this rate. The ADN2865 can

still be used as a continuous rate device in this configuration,

provided that the user has the ability to provide a reference

clock that has a variable frequency (see Application Note

AN-632).

The reference clock can be anywhere between 12.3 MHz and

200 MHz. By default, the ADN2865 expects a reference clock of

between 12.3 MHz and 25 MHz. If it is between 25 MHz and

ADN2865 Datasheet(PDF) 23 Page - Analog Devices

ADN2865 Datasheet(HTML) 23 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Datasheet Download

Link URL