MC68340 datasheet(209/441 Pages) FREESCALE

209 / 441 page

5- 72

MC68340 USER’S MANUAL

MOTOROLA

. . ......... .. .. ..... .. .. .. ..

SHIFT_CLK

FORCE_BGND

BKPT_TAG

FREEZE

BKPT

Figure 5-24.

BKPT Timing for Single Bus Cycle

Figure 5-25 depicts the timing of the

BKPT/FREEZE method. In both cases, the serial

clock is left high after the final shift of each transfer. This technique eliminates the

possibility of accidentally tagging the prefetch initiated at the conclusion of a BDM session.

As mentioned previously, all timing within the CPU is derived from the rising edge of the

clock; the falling edge is effectively ignored.

. . ......... .. .. ..... .. .. .. ....

BKPT_TAG

FREEZE

SHIFT_CLK

FORCE_BGND

BKPT

Figure 5-25.

BKPT Timing for Forcing BDM

Figure 5-26 represents a sample circuit providing for both

BKPT assertion methods. As

the name implies, FORCE_BGND is used to force a transition into BDM by the assertion

BKPT. FORCE_BGND can be a short pulse or can remain asserted until FREEZE is

asserted. Once asserted, the set-reset latch holds

BKPT low until the first SHIFT_CLK is

applied.

.. .. .

BKPT/DSCLK

RESET

FORCE_BGND

BKPT_TAG

SHIFT_CLK

Figure 5-26.

BKPT/DSCLK Logic Diagram

BKPT_TAG should be timed to the bus cycles since it is not latched. If extended past the

assertion of FREEZE, the negation of BKPT_TAG appears to the CPU32 as the first

DSCLK.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68340 Datasheet(PDF) 209 Page - Freescale Semiconductor, Inc

MC68340 Datasheet(HTML) 209 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL