Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADS8330IB Datasheet(PDF) 3 Page - Texas Instruments

Part # ADS8330IB
Description  LOW POWER, 16-BIT, 1-MHz, SINGLE/DUAL UNIPOLAR INPUT, ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL INTERFACE
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS8330IB Datasheet(HTML) 3 Page - Texas Instruments

  ADS8330IB Datasheet HTML 1Page - Texas Instruments ADS8330IB Datasheet HTML 2Page - Texas Instruments ADS8330IB Datasheet HTML 3Page - Texas Instruments ADS8330IB Datasheet HTML 4Page - Texas Instruments ADS8330IB Datasheet HTML 5Page - Texas Instruments ADS8330IB Datasheet HTML 6Page - Texas Instruments ADS8330IB Datasheet HTML 7Page - Texas Instruments ADS8330IB Datasheet HTML 8Page - Texas Instruments ADS8330IB Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 40 page
background image
www.ti.com
SPECIFICATIONS
ADS8329
ADS8330
SLAS516 – DECEMBER 2006
T
A = –40°C to 85°C, +VA = 5 V, +VBD = +5.5 V to +1.65 V, Vref = 5 V, fSAMPLE = 1 MHz (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ANALOG INPUT
Full-scale input voltage (1)
+IN – (–IN) or (+INx – COM)
0
+Vref
V
+IN, +IN0, +IN1
AGND – 0.2
+VA + 0.2
Absolute input voltage
V
–IN or COM
AGND – 0.2
AGND + 0.2
Input capacitance
40
45
pF
No ongoing conversion,
Input leakage current
-1
1
nA
DC Input
At dc
109
Input channel isolation, ADS8330 only
dB
VI = ±1.25 Vpp at 50 kHz
101
SYSTEM PERFORMANCE
Resolution
16
Bits
No missing codes
16
Bits
ADS8329IB, ADS8330IB
–1.75
±1.2
1.75
Integral
INL
LSB(2)
linearity
ADS8329I, ADS8330I
-2.5
±1.5
2.5
ADS8329IB, ADS8330IB
– 1
±0.4
1
Differential
DNL
LSB(2)
linearity
ADS8329I, ADS8330I
–1
±0.5
2
ADS8329IB, ADS8330IB
– 1
±0.27
1
EO
Offset error(3)
mV
ADS8329I, ADS8330I
–1.25
±0.8
1.25
Offset error drift
FSR = 5 V
0.4
PPM/°C
EG
Gain error
– 0.25
–0.04
0.25
%FSR
Gain error drift
0.75
PPM/°C
At dc
70
CMRR
Common mode rejection ratio
dB
VI = 0.4 Vpp at 1 MHz
50
Noise
33
µV RMS
PSRR
Power supply rejection ratio
At FFFFh output code(3)
78
dB
SAMPLING DYNAMICS
tCONV
Conversion time
18
CCLK
tSAMPLE1
Manual trigger
3
Acquisition time
CCLK
tSAMPLE2
Auto trigger
3
Throughput rate
1
MHz
Aperture delay
5
ns
Aperture jitter
10
ps
Step response
100
ns
Overvoltage recovery
100
ns
(1)
Ideal input span, does not include gain or offset error.
(2)
LSB means least significant bit
(3)
Measured relative to an ideal full-scale input [+IN – (–IN)] of 4.096 V when +VA = 5 V.
3
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com