Electronic Components Datasheet Search
  English  ▼

X  

CS5535 Datasheet(PDF) 174 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CS5535
Description  Geode??CS5535 I/O Companion Multi-Function South Bridge
PDF  555 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5535 Datasheet(HTML) 174 Page - National Semiconductor (TI)

Back Button CS5535 Datasheet HTML 170Page - National Semiconductor (TI) CS5535 Datasheet HTML 171Page - National Semiconductor (TI) CS5535 Datasheet HTML 172Page - National Semiconductor (TI) CS5535 Datasheet HTML 173Page - National Semiconductor (TI) CS5535 Datasheet HTML 174Page - National Semiconductor (TI) CS5535 Datasheet HTML 175Page - National Semiconductor (TI) CS5535 Datasheet HTML 176Page - National Semiconductor (TI) CS5535 Datasheet HTML 177Page - National Semiconductor (TI) CS5535 Datasheet HTML 178Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 174 / 555 page
background image
www.national.com
174
Revision 0.8
Flash Controller Functional Description (Continued)
4.18.3.2 NAND
The NAND Flash interface has three external timings that are controlled by nine timing registers. The timing parameters are
described in Table 4-37 and illustrated in Figures 4-59 through 4-61.
Figure 4-59. NAND Flash Command/Address Timing
Table 4-37. NAND Flash External Timing Parameters
Symbol
Description
tCS
Control Setup Time: The setup time from the toggle of the control signals to the falling edge of WE#.
tCP
Control Pulse Width: The WE# active pulse width in the Command/Address phase.
Note that the command/address byte is put on the I/O bus at the same time that the WE# is asserted.
tCH
Control Hold Time: The hold time from the rising edge of WE# to the toggle of the control signals.
Note that the I/O bus is turned off when the tCH expires.
tWS
Data Write Setup Time: This timing is just for the internal state machine; no external reference point.
Can be set to 0 if the setup time is not needed.
tWP
Data Write Pulse Width: The WE# active pulse width in the data write phase.
Note that the data byte is put on the I/O bus at the same time that WE# is asserted; no external reference
point. Can be set to 0 if the hold time is not needed.
tRP
Data Read Pulse Width: The RE# active pulse width in the data read phase.
tRH
Data Read Hold Time: This timing is just for the internal state machine; no external reference point.
Can be set to 0 if the hold time is not needed.
tCS
tCH
tCP
tCH
Command / Address
01
2
X
X+1
Y
Z
Z+1
»
»
»
»
»
»
»
»
»
WE#
3
4
Z+2
CTLR_BUSY
I/O[7:0]
»
»
»
Note:
CTLR_BUSY is bit 2 of the NAND Status register (Flash Memory Offset 810h or Flash I/O Offset 06h).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com