Electronic Components Datasheet Search
  English  ▼

X  

CS5535 Datasheet(PDF) 100 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CS5535
Description  Geode??CS5535 I/O Companion Multi-Function South Bridge
PDF  555 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5535 Datasheet(HTML) 100 Page - National Semiconductor (TI)

Back Button CS5535 Datasheet HTML 96Page - National Semiconductor (TI) CS5535 Datasheet HTML 97Page - National Semiconductor (TI) CS5535 Datasheet HTML 98Page - National Semiconductor (TI) CS5535 Datasheet HTML 99Page - National Semiconductor (TI) CS5535 Datasheet HTML 100Page - National Semiconductor (TI) CS5535 Datasheet HTML 101Page - National Semiconductor (TI) CS5535 Datasheet HTML 102Page - National Semiconductor (TI) CS5535 Datasheet HTML 103Page - National Semiconductor (TI) CS5535 Datasheet HTML 104Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 555 page
background image
www.national.com
100
Revision 0.8
4.7
PROGRAMMABLE INTERVAL TIMER
The Programmable Interval Timer (PIT) generates pro-
grammable time intervals from the divided clock of an
external clock signal of a crystal oscillator. The PIT (8254)
has six modes of operation. Figure 4-14 shows the block
diagram of the PIT and its connectivity to the Local bus.
The 8254 is comprised of three independently programma-
ble counters. Each counter is 16 bits wide. A 14.318 MHz
external clock signal (from a crystal oscillator or an external
clock chip) is divided by 12 to generate 1.19 MHz, which is
used as a clocking reference for these three counters.
Each counter is enabled or triggered with its GATE signal.
Based on the counting mode, the counter concerned is
activated by a high level or a low-to-high transition of its
GATE signal.
Each counter has its output signal, whose shape is depen-
dent upon the counter’s operational mode. The Control reg-
ister loads the counters and controls the various modes of
operation. This Control register controls the operation
mode of the control logic (counter state machine), which in
turn controls the counter, the high-order and low-order out-
put latches. A status latch is also present in the 8254 and is
used to output status information.
Features include:
• Comprised of three 16-bit wide counters.
• Supports read-back and counter latch commands.
• Supports six modes of counting.
• Allows several counter latch commands in parallel with
the read-back command.
Figure 4-14. PIT Block Diagram
CPU
Local Bus
PIT Shadow
Divide By 12
Timer 0
Timer 1
Timer 2
GeodeLink Adapter
Control
c
14 MHz
Register
Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com