Electronic Components Datasheet Search
  English  ▼

X  

CS5535 Datasheet(PDF) 259 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CS5535
Description  Geode??CS5535 I/O Companion Multi-Function South Bridge
PDF  555 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5535 Datasheet(HTML) 259 Page - National Semiconductor (TI)

Back Button CS5535 Datasheet HTML 255Page - National Semiconductor (TI) CS5535 Datasheet HTML 256Page - National Semiconductor (TI) CS5535 Datasheet HTML 257Page - National Semiconductor (TI) CS5535 Datasheet HTML 258Page - National Semiconductor (TI) CS5535 Datasheet HTML 259Page - National Semiconductor (TI) CS5535 Datasheet HTML 260Page - National Semiconductor (TI) CS5535 Datasheet HTML 261Page - National Semiconductor (TI) CS5535 Datasheet HTML 262Page - National Semiconductor (TI) CS5535 Datasheet HTML 263Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 259 / 555 page
background image
Revision 0.8
259
www.national.com
ATAC Register Descriptions (Continued)
5.4.3.2
Bus Master 0 Status - Primary (ATAC_BM0_STS_PRIM)
0BMCTL
Bus Master Control. Controls the state of the bus master.
0: Disable master.
1: Enable master.
Bus master operations can be halted by setting bit 0 to 0. Once an operation has been
halted, it can not be resumed. If bit 0 is set to 0 while a bus master operation is active,
the command is aborted and the data transferred from the drive is discarded. This bit
should be reset after completion of data transfer.
ATAC I/O Address 02h
Type
R/W
Reset Value
00h
ATAC_BM0_STS_PRIM Register Map
76
54
32
10
MODE
D1DMA
D0DMA
RSVD
BMINT
BMERR
BMSTS
ATAC_BM0_STS_PRIM Bit Descriptions
Bit
Name
Description
7
MODE (RO)
Simplex Mode (Read Only). Can both the primary and secondary channel operate
independently?
0: Yes.
1: No (simplex mode).
6D1DMA
Drive 1 DMA Capable. Allows Drive 1 to be capable of DMA transfers.
0: Disable.
1: Enable.
5D0DMA
Drive 0 DMA Capable. Allows Drive 0 to be capable of DMA transfers.
0: Disable.
1: Enable.
4:3
RSVD
Reserved: Set to 0. Must return 0 on reads.
2BMINT
Bus Master Interrupt. Has the bus master detected an interrupt?
0: No.
1: Yes.
Write 1 to clear.
1BMERR
Bus Master Error. Has the bus master detected an error during data transfer? (This bit
is set by a write access to MSR 51300024h.)
0: No.
1: Yes.
Write 1 to clear.
0BMSTS (RO)
Bus Master Status (Read Only). Is the bus master active?
0: No.
1: Yes.
ATAC_BM0_CMD_PRIM Bit Descriptions
Bit
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com