Electronic Components Datasheet Search
  English  ▼

X  

UPD17062 Datasheet(PDF) 66 Page - Renesas Technology Corp

Part # UPD17062
Description  MOS INTEGRATED CIRCUIT
PDF  298 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD17062 Datasheet(HTML) 66 Page - Renesas Technology Corp

Back Button UPD17062 Datasheet HTML 62Page - Renesas Technology Corp UPD17062 Datasheet HTML 63Page - Renesas Technology Corp UPD17062 Datasheet HTML 64Page - Renesas Technology Corp UPD17062 Datasheet HTML 65Page - Renesas Technology Corp UPD17062 Datasheet HTML 66Page - Renesas Technology Corp UPD17062 Datasheet HTML 67Page - Renesas Technology Corp UPD17062 Datasheet HTML 68Page - Renesas Technology Corp UPD17062 Datasheet HTML 69Page - Renesas Technology Corp UPD17062 Datasheet HTML 70Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 298 page
background image
64
µPD17062
8.5.5
For MPE = 0 and IXE = 1 (Index Modification)
As shown in Table 8-2, when a data memory manipulation instruction is executed, the bank and row address
of the data memory specified directly by the instruction are ORed with the index register. Then, the instruction
is executed in the data memory address specified by the operation result (real address).
Example 1. When the row address of the general-purpose register is 0 for BANK0
MOV
IXL,
#0010B
; IX
← 000000010B
MOV
IXM,
#0000B
; MPE
← 0
MOV
IXH,
#0000B
;
OR
PSW,
#0001B
; IXE
← 1
ADD
03H,
11H
When the above instruction is executed, the contents of the data memory at address 13H and
the contents of the general-purpose register at address 03H are added and the result stored
in the general-purpose register at address 03H.
This means that the ADD r, m instruction performs the OR operation on the address (in the
above case, 11H of BANK0) specified by m and the index register value (in the above case,
000000010B), the result becoming the real address (in the above case, 13H of BANK0). Then,
the instruction is executed at the real address. (See Fig. 8-5.)
Compared to IXE = 0 (Example 1 in Section 8.5.3), the address of the data memory specified
directly by the instruction is modified (OR operation) by the index register.
Example 2. To clear all bank data memories to 0
MOV
IXL,
#0
;
MOV
IXM,
#0
; IX
← 0
MOV
IXH,
#0
;
LOOP:
OR
PSW,
#0001B ; IXE
← 1
MOV
00H,
#0
; Sets data memory specified by IX to 0.
INC
IX
; IX
← IX + 1
AND
PSW,
#1110B ; IXE
← 0; IXE is not modified by IX because the address
; is 7FH.
SKT
IXM,
#0111B ; Is row address 7 reached?
BR
LOOP
; LOOP if not 7
ADD
IXM,
#1
; Specifies the next bank without clearing row address 7.
ADDC
IXH,
#0
;
SKF
IXM,
#1000B ; Were banks cleared up to BANK2?
SKT
IXH,
#0001B ;
BR
LOOP
; LOOP unless cleared



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com