UPD17062 datasheet(212/298 Pages) RENESAS

212 / 298 page

210

µPD17062

Table 16-8

Wait Timings

(1) Slave operation wait in two-wire bus mode

When the timing specified by SIO0WRQ1 and SIO0WRQ0 is set, the SCL pin is switched to output mode

and a low level signal is output.

If no-wait (SIO0WRQ1 = SIO0WRQ0 = 0) is specified, this operation is not performed.

Wait is released by writing 1 into the SIO0NWT flag of the wait register.

For example, if 1 is written into the SIO0NWT flag of the wait register while waiting with the data wait

mode (SIO0WRQ1 = 0, SIO0WRQ0 = 1: Waits when the shift clock falls with the clock counter set to 8)

specified, wait is released. When the shift clock falls with the clock counter set to 8 again, the slave

operation waits again.

If communication has not started in slave operation, ordinary address wait mode (SIO0WRQ1 = SIO0WRQ0

= 1) is specified. In this wait mode, the slave operation waits when the shift clock falls, with the clock

counter at set to 8, the first time after detection of the start condition. This means that, in this mode, the

slave operation waits before the ninth clock (for acknowledgment of transmission of the slave address)

rises. While the slave operation waits in this mode, the contents of the presettable shift register (PSR)

are read to determine whether the address is mapped to the local station.

Testing the SIO0NWT flag enables the system to determine whether the slave operation is waiting.

SIO0WRQ1

SIO0WRQ0

Wait mode

Two-wire bus mode

Serial I/O mode

No-wait

Does not wait.

Data wait

Waits when the shift clock falls

Waits with the shift clock in the

with the clock counter set to 8.

high level state when the contents

of the clock counter become 8.

Acknowledge wait

Waits when the shift clock falls

Waits with the shift clock in the

with the clock counter set to 9.

high level state when the contents

of the clock counter become 9.

Address wait

Waits when the shift clock falls

Not to be set

with the clock counter set to 8

after detection of the start

condition.

UPD17062 Datasheet(PDF) 212 Page - Renesas Technology Corp

UPD17062 Datasheet(HTML) 212 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL