 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UPD17062 Datasheet(PDF) 247 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD17062 Datasheet(HTML) 247 Page - Renesas Technology Corp |
|
|
247 / 298 page  245 µPD17062 b3 b2 b1 b0 0 0 IDCEN 0 1 0 Turns off the display. Turns on the display. (RF 31H) 20.3 IDC ENABLE FLAG The IDCEN (IDC enable) flag is manipulated to start IDC operations (turn on the display). The flag is mapped at the lowest bit (#0) of the register file at 31H. Table 20-2 IDCEN Flag (1) Cautions in turning on the display (a) The IDCEN flag must be set to 1 (begin displaying), when the vertical sync signal (Vsync) is high (vertical flyback time: Vsync = low level) after the IDCDMAEN flag (RF, at 00H, #1) is turned on. (b) Do not write data to VRAM, when the IDCEN flag is 1 (display turned on). Sample program SET1 IDCDMAEN ; Sets the DMA mode. CLR1 IDCEN ; If the display is on when VRAM data is to be specified, ; reset the IDCEN (turn off the display). Sets data in VRAM. ; Sets VRAM data. LOOP SKF1 INTVSYN ; Makes sure Vsync = low level, and sets the IDCEN. BR LOOP SET1 IDCEN ; Turns on the display. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
