12F683 datasheet(70/148 Pages) MICROCHIP

70 / 148 page

PIC12F683

DS41211B-page 68

Preliminary

 2004 Microchip Technology Inc.

10.5

Protection Against Spurious Write

There are conditions when the user may not want to

write to the data EEPROM memory. To protect against

spurious EEPROM writes, various mechanisms have

been built in. On power-up, WREN is cleared. Also, the

Power-up

Timer

(64 ms

duration)

prevents

EEPROM write.

The write initiate sequence and the WREN bit together

help prevent an accidental write during:

• brown-out

• power glitch

• software malfunction

10.6

Data EEPROM Operation During

Code-Protect

Data memory can be code-protected by programming

the CPD bit in the Configuration Word (Register 12-1)

to ‘0’.

When the data memory is code-protected, the CPU is

able to read and write data to the data EEPROM. It is

recommended to code-protect the program memory

when code-protecting data memory. This prevents

anyone from programming zeroes over the existing

code (which will execute as NOPs) to reach an added

routine, programmed in unused program memory,

which

outputs

the

contents

data

memory.

Programming unused locations in program memory to

‘0’ will also help prevent data memory code protection

from becoming breached.

TABLE 10-1:

REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Address

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on

POR, BOD

Value on

all other

Resets

0Bh/8Bh

INTCON

GIE

PEIE

T0IE

INTE

GPIE

T0IF

INTF

GPIF

0000 0000 0000 0000

0Ch

PIR1

EEIF

ADIF

CCP1IF

—

CMIF

OSFIF

TMR2IF TMR1IF 000- 0000 000- 0000

8Ch

PIE1

EEIE

ADIE

CCP1IE

—

CMIE

OSFIE

TMR2IE TMR1IE 000- 0000 000- 0000

9Ah

EEDAT

EEDAT7 EEDAT6 EEDAT5 EEDAT4 EEDAT3 EEDAT2 EEDAT1 EEDAT0 0000 0000 0000 0000

9Bh

EEADR

EEADR7 EEADR6 EEADR5 EEADR4 EEADR3 EEADR2 EEADR1 EEADR0 0000 0000 0000 0000

9Ch

EECON1

—

WRERR

WREN

---- x000 ---- q000

9Dh

EECON2(1) EEPROM Control Register 2

---- ---- ---- ----

Legend:

= unknown, u = unchanged, — = unimplemented read as ‘0’, q = value depends upon condition.

Shaded cells are not used by data EEPROM module.

Note

EECON2 is not a physical register.

12F683 Datasheet(PDF) 70 Page - Microchip Technology

12F683 Datasheet(HTML) 70 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL