TAS5036AIPFC datasheet(21/62 Pages) TI

21 / 62 page

Architecture Overview

SLES061B—November 2002—Revised January 2004

TAS5036A

2.1.7.4

DSP Mode Timing

DSP mode timing uses LRCLK to define when data is to be transmitted for both channels. A bit clock running

at 64

× Fs is used to clock in the data. The first bit of the left channel data appears on the data lines following

the LRCLK transition. The data is written MSB first and is valid on the rising edge of the bit clock. The

TAS5036A masks unused trailing data bit positions.

SCLK

LRCLK

64 SCLKS

LSB

MSB

16 Bits

Left

Channel

16 Bits

Right

Channel

32 Bits Unused

SDIN

LSB

MSB

Figure 2−9. DSP Format

2.2

Reset, Power Down, and Status

The reset, power down, and status circuitry provides the necessary controls to bring the TAS5036A to the initial

inactive condition, achieve low-power standby, and report system status.

2.2.1 Reset—RESET

The TAS5036A is placed in the reset mode by setting the RESET terminal low.

RESET is an asynchronous control signal that restores the TAS5036A to its default conditions, sets the valid

1−6 outputs low, and places the PWM in the hard mute state. Volume is immediately set to full attenuation

(there is no ramp down).

As long as the RESET terminal is held low, the device is in the reset state. During reset, all I2C and serial data

bus operations are ignored. Table 2−6 shows the device output signals while RESET is active.

Upon the release of RESET, if POWER_DWN is high, the system performs a 4-ms to 5-ms device initialization

and then ramps the volume up to 0 db using a soft volume update sequence. If MCLK_IN is not active when

RESET is released high, then a 4-ms to 5-ms initialization sequence is produced once MCLK_IN becomes

active.

During device initialization all controls are reset to their initial states. Table 2−7 shows the control settings that

are changed during initialization.

RESET should be applied during power-up initialization or while changing the master slave clock states.

TAS5036AIPFC Datasheet(PDF) 21 Page - Texas Instruments

TAS5036AIPFC Datasheet(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Datasheet Download

Link URL