Electronic Components Datasheet Search
  English  ▼

X  

MPQ9842GL Datasheet(PDF) 22 Page - MPS Industries, Inc.

Part # MPQ9842GL
Description  36V, 2A, Low IQ,Step-Down Converter AEC-Q100 Qualified
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MPSIND [MPS Industries, Inc.]
Direct Link  http://www.mpsind.com/index.html
Logo MPSIND - MPS Industries, Inc.

MPQ9842GL Datasheet(HTML) 22 Page - MPS Industries, Inc.

Back Button MPQ9842GL Datasheet HTML 18Page - MPS Industries, Inc. MPQ9842GL Datasheet HTML 19Page - MPS Industries, Inc. MPQ9842GL Datasheet HTML 20Page - MPS Industries, Inc. MPQ9842GL Datasheet HTML 21Page - MPS Industries, Inc. MPQ9842GL Datasheet HTML 22Page - MPS Industries, Inc. MPQ9842GL Datasheet HTML 23Page - MPS Industries, Inc. MPQ9842GL Datasheet HTML 24Page - MPS Industries, Inc. MPQ9842GL Datasheet HTML 25Page - MPS Industries, Inc. MPQ9842GL Datasheet HTML 26Page - MPS Industries, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 37 page
background image
MPQ9842
– 36V, 2A, LOW IQ, SYNCHRONOUS STEP-DOWN CONVERTER
MPQ9842 Rev. 1.1
www.MonolithicPower.com
22
7/29/2022
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2022 MPS. All Rights Reserved.
At a higher duty cycle operation condition, the
time period available to the bootstrap charging
is less, so the bootstrap capacitor may not be
charged sufficiently. In case the external circuit
does not have sufficient voltage or time to
charge the bootstrap capacitor, extra external
circuitry can be used to ensure that the
bootstrap voltage is in the normal operation
region.
Low Dropout Operation (BST Refresh)
To improve dropout, the MPQ9842 is designed
to operate at close to 100% duty cycle for as
long as the BST to SW voltage is greater than
2.5V. When the voltage from BST to SW drops
below 2.5V, the HS-FET is turned off using an
under-voltage lockout (UVLO) circuit, which
allows the LS-FET to conduct and refresh the
charge on the BST capacitor. In PSM or DCM,
the LS-FET is forced on to refresh the BST
voltage.
Since the supply current sourced from the BST
capacitor is low, the HS-FET can remain on for
more switching cycles than are required to
refresh the capacitor, making the effective duty
cycle of the switching regulator high.
The effective duty cycle during the dropout of
the regulator is mainly influenced by the voltage
drops across the power MOSFET, inductor
resistance, low-side diode, and printed circuit
board resistance.
Internal Regulator
Most of the internal circuitry is powered on by
the 5V internal regulator. This regulator takes
the VIN input and operates in the full VIN range.
When VIN is greater than 5V, the output of the
regulator is in full regulation. When VIN is lower
than 5V, the output degrades.
For better thermal performance, connect BIAS
to an external 5V source. VCC and the internal
circuit are then powered by BIAS. Since there is
an internal diode between BIAS and the internal
circuit, float BIAS or connect BIAS to GND if not
being used.
Enable (EN) Control
EN is a digital control pin that turns the
regulator on and off. When EN is pulled below
its threshold voltage, the chip is put into the
lowest shutdown current mode. Pulling EN
above its threshold voltage turns on the part.
Do not float EN.
Frequency Programmable (FREQ)
The
MPQ9842
oscillating
frequency
is
programmed by either an external resistor
(RFREQ) from FREQ to ground or by a logic level
SYNC signal.
The value of RFREQ can be calculated with
Equation (1):
)
(
170000
)
(
11
.
1
kHz
f
k
Ω
R
s
FREQ
=
(1)
The chip can be synchronized to an external
clock range from 350kHz up to 2.5MHz through
FREQ/SYNC.
SYNC and PHASE
The internal oscillator frequency can also be
synchronized to an external clock ranging from
350kHz to 2.5MHz through SYNC. The external
clock should be at least 250kHz larger than the
RFREQ set frequency. Ensure that the high
amplitude of the SYNC clock is higher than
1.8V, and low amplitude is lower than 0.4V.
There is no pulse width requirement, but there
is always parasitic capacitance of the pad, so if
the pulse width is too short, a clear rising and
falling edge may not be seen due to the
parasitic capacitance. The pulse should be
longer than 100ns in application.
PHASE is used when two or more MPQ9842
devices are in parallel with the same SYNC
clock. Pulling PHASE high forces the device to
operate in-phase of the SYNC clock. Pulling
PHASE low forces the device to be 180° out-of-
phase of the SYNC clock. By setting different
voltages for PHASE, two devices can operate in
180° out-of-phase to reduce the total input
current ripple, so a smaller input bypass
capacitor can be used (see Figure 3). The
PHASE rising threshold is about 2.5V with a
400mV hysteresis.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com