www.ti.com

TIMING REQUIREMENTS

SERIAL DIFFERENTIAL SWITCHING CHARACTERISTICS

SLK2511B

SLLS763B – JANUARY 2007 – REVISED MARCH 2007

over recommended operating conditions (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

REFERENCE CLOCK (REFCLK)

–20

20

ppm

Duty cycle

40%

50%

60%

Jitter

12 kHz to 20 MHz

3

ps rms

PLL PERFORMANCE SPECIFICATIONS

PLL startup lock time

1

ms

Acquisition lock time

Valid SONET signal or PRBS OC-48

2031

Bit Times

SERIAL TRANSMITTER/RECEIVER CHARACTERISTICS

PRE1 = 0, PRE2 = 0, Rt = 50,

650

850

1000

See Table 5 and Figure 1

PRE1 = 1, PRE2 = 0

550

750

900

differential output voltage under

mV

de-emphasis

PRE1 = 0, PRE2 = 1

540

700

860

PRE1 = 1, PRE2 = 1

500

650

800

Transmit common mode voltage range

Rt = 50

Ω

1100

1250

1400

mV

Receiver Input voltage requirement,

150

mV

Receiver common mode voltage range

1100

1250

2250

mV

Receiver input leakage

-550

550

µ A

Receiver differential impedance

80

100

120

Ω

Receiver input capacitance

1

pF

50

Bit Times

50

(1)

The

±20 ppm tolerance is required to meet SONET/SDH requirements. For non-SONET/SDH compliant systems, looser tolerances may

apply.

over recommended operating conditions (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Differential signal rise time (20% to 80%)

80

100

140

ps

Output jitter

Jitter-free data, 12 kHz to 20 MHz, RLOOP = 1

0.05

0.1

Jitter tolerance

RLOOP = 1, See Figure 2

Jitter transfer

RLOOP = 1, See Figure 2

14

Submit Documentation Feedback