Electronic Components Datasheet Search
  English  ▼

X  

SP8861/NA/HP Datasheet(PDF) 7 Page - Zarlink Semiconductor Inc

Part # SP8861/NA/HP
Description  1쨌3GHz Low Power Single-Chip Frequency Synthesiser
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

SP8861/NA/HP Datasheet(HTML) 7 Page - Zarlink Semiconductor Inc

Back Button SP8861/NA/HP Datasheet HTML 3Page - Zarlink Semiconductor Inc SP8861/NA/HP Datasheet HTML 4Page - Zarlink Semiconductor Inc SP8861/NA/HP Datasheet HTML 5Page - Zarlink Semiconductor Inc SP8861/NA/HP Datasheet HTML 6Page - Zarlink Semiconductor Inc SP8861/NA/HP Datasheet HTML 7Page - Zarlink Semiconductor Inc SP8861/NA/HP Datasheet HTML 8Page - Zarlink Semiconductor Inc SP8861/NA/HP Datasheet HTML 9Page - Zarlink Semiconductor Inc SP8861/NA/HP Datasheet HTML 10Page - Zarlink Semiconductor Inc SP8861/NA/HP Datasheet HTML 11Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 15 page
background image
7
SP8861
Fig. 7 Data format diagrams
G2
G1
218 217 216 215 214 213 212 211 210 29
28
27
26
25
24
23
22
21
20
C2
C1
MSB
LSB
PHASE
DETECTOR GAIN
CONTROL
(SEE TABLE 1)
PHASE
DETECTOR
SENSE BIT
(SEE TABLE 2)
15-BIT PROGRAMMABLE COUNTER (M COUNTER)
4-BIT
PROGRAMMABLE
COUNTER
(A COUNTER)
CONTROL
LOGIC
(SEE
TABLE 3)
Fig. 7a F1 or F2 word, bit allocation with 416/17 selected
G2
G1
217 216 215 214 213 212 211 210 29
28
27
26
25
24
23
22
21
20
C2
C1
MSB
LSB
PHASE
DETECTOR GAIN
CONTROL
(SEE TABLE 1)
15-BIT PROGRAMMABLE COUNTER (M COUNTER)
3-BIT
PROGRAMMABLE
COUNTER
(A COUNTER)
CONTROL
LOGIC
(SEE
TABLE 3)
Fig. 7b F1 or F2 word, bit allocation with 48/9 selected
0
MUST BE ZERO
PD1 PD2
212 211 210 29
28
27
26
25
24
23
22
21
20
C2
C1
MSB
LSB
PHASE
DETECTOR
BISTABLE
CONTROL
(SEE TABLE 4)
13-BIT PROGRAMMABLE COUNTER (R COUNTER)
CONTROL
LOGIC
(SEE
TABLE 3)
Fig. 7c Reference word bit allocation
DUAL MODULUS
N RATIO SELECT
0 = 416/17
1 = 48/9
22 BITS
0 0
22 BITS
1 0
22 BITS
1 1
22 CLOCKS
22 CLOCKS
22 CLOCKS
F1 WORD
F2 WORD
REF WORD
DATA LOADS ON FALLING EDGES
DATA
DATA CLOCK
CHIP SELECT
Fig. 7d Data load sequence
PHASE
DETECTOR
SENSE BIT
(SEE TABLE 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com