NCP3418, NCP3418A

http://onsemi.com

2

Figure 1. NCP3418/A Block Diagram

100 k

8

1

4

7

+

−

1.5 V

Nonoverlap

120 k

5

6

+

−

4 V

2

3

DRVH

BST

SW

DRVL

PGND

OD

IN

Not present in

the NCP3418A

PIN DESCRIPTION

Pin

Symbol

Description

1

BST

Upper MOSFET Floating Bootstrap Supply. A capacitor connected between BST and SW pins holds this

bootstrap voltage for the high−side MOSFET as it is switched. The recommended capacitor value is

between 100 nF and 1.0

mF. An external diode will be needed with the NCP3418A.

2

IN

Logic−Level Input. This pin has primary control of the drive outputs.

3

OD

Output Disable. When low, normal operation is disabled forcing DRVH and DRVL low.

4

Input Supply. A 1.0

mF ceramic capacitor should be connected from this pin to PGND.

5

DRVL

Output drive for the lower MOSFET.

6

PGND

Power Ground. Should be closely connected to the source of the lower MOSFET.

7

SW

Switch Node. Connect to the source of the upper MOSFET.

8

DRVH

Output drive for the upper MOSFET.