1

ECL Pro™

SY10EP31V

Micrel, Inc.

M9999-112805

hbwhelp@micrel.com or (408) 955-1690

Pin

Function

CLK

ECL Clock Inputs

RESET

ECL Asynchronous Reset

SET

ECL Asynchronous Set

D

ECL Data Input with Internal 75kΩ Pull-Down

Resistor, Default State is LOW.

Q, /Q

ECL Data Outputs

Positive Supply

Negative, 0 Supply

DESCRIPTION

■ Guaranteed >3GHz bandwidth over temperature

■ Guaranteed <440ps propagation delay

■ 3.3V and 5V power supply options

■ Available in 8-pin (3mm) MSOP and SOIC package

The SY10EP31V is a D flip-flop with set and reset.

The device is pin and functionally equivalent to the EL31

and LVEL31 devices. With AC performance much faster

than the EL31 and LVEL31 devices, the EP31V is ideal

for applications requiring the fastest AC performance

available. Both SET and RESET inputs are asynchronous,

level triggered signals. Data enters the master portion of

the flip-flop when CLK is low and is transferred to the

slave, and thus the outputs, upon a positive transition of

the CLK.

FEATURES

5V/3.3V, 3GHz PECL/LVPECL

D FLIP-FLOP WITH SET AND RESET

PIN NAMES

ECL Pro™

SY10EP31V

Rev.: D

Amendment: /0

Issue Date:

November 2005

D

SET

RESET

CLK

Q

LL

L

Z

L

HL

L

Z

H

XH

L

X

H

XL

H

X

L

X

H

H

X

UNDEF

Z = LOW to HIGH Transition

TRUTH TABLE

ECL Pro™

ECL Pro is a trademark of Micrel, Inc.