| Electronic Components Datasheet Search |
|
HEF4040B Datasheet(PDF) 4 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HEF4040B Datasheet(HTML) 4 Page - NXP Semiconductors |
|
4 / 5 page ![]() January 1995 4 Philips Semiconductors Product specification 12-stage binary counter HEF4040B MSI Note 1. For other loads than 50 pF at the nth output, use the slope given. Minimum clock 5 50 25 ns see also waveforms Fig.4 pulse width; HIGH 10 tWCPH 30 15 ns 15 20 10 ns Minimum MR 5 40 20 ns pulse width; HIGH 10 tWMRH 30 15 ns 15 20 10 ns Recovery time 5 40 20 ns for MR 10 tRMR 30 15 ns 15 20 10 ns Maximum clock 5 10 20 MHz pulse frequency 10 fmax 15 30 MHz 15 25 50 MHz VDD V TYPICAL FORMULA FOR P ( µW) Dynamic power 5 400 fi +∑ (foCL) × VDD2 where dissipation per 10 2 000 fi +∑ (foCL) × VDD2 fi = input freq. (MHz) package (P) 15 5 200 fi +∑ (foCL) × VDD2 fo = output freq. (MHz) CL = load cap. (pF) ∑ (f oCL) = sum of outputs VDD = supply voltage (V) VDD V SYMBOL MIN. TYP. MAX. TYPICAL EXTRAPOLATION FORMULA |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |