| Electronic Components Datasheet Search |
|
IEEE1394 Datasheet(PDF) 2 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IEEE1394 Datasheet(HTML) 2 Page - NXP Semiconductors |
|
2 / 4 page ![]() This reference design demonstrates a complete solution for capture, demodulation and decoding of ATSC- compliant DTV signals, and outputting DTV transport streams over the high speed IEEE 1394 bus using either IEEE 1394 or Device Bay connections. It uses just three core ICs: the TDA8960 VSB demodulator/decoder and two IEEE 1394 ICs - a physical layer controller and A/V link layer controller. SINGLE-CHIP ATSC DEMODULATOR/DECODER • TDA8960 ATSC-compliant 8-VSB demodulator and concatenated Trellis (Viterbi)/Reed-Solomon decoder with de-interleaver and de-randomizer • 8-bit MPEG2 transport stream output • On-chip digital tuner AGC control • Integrated digital Square-Root Raised-Cosine (half Nyquist) filter with 11.5 % roll-off • Feed forward adaptive equalizer including a Decision Feedback Equalizer (DFE) • Reed-Solomon decoder with internal convolutional de-interleaving • De-randomizer based on ATSC standard • Rate 2/3 (rate 1/2 Ungerboeck-code- based) Trellis (Viterbi) decoder One of the key chips in the Device Bay module, the TDA8960 accepts 8-VSB modulated signals from the IF block of the tuner front-end, or alternatively, the VSB IC AGC control output can be applied directly to the tuner. Adaptive equalization using the ATSC field sync (trained equalization) and/or the 8-VSB data itself (blind equalization) is performed via a decision feedback equalizer (DFE) following internal carrier recovery, half Nyquist filtering and symbol timing recovery. Following trellis decoding, the stream is de-interleaved with a convolutional de-interleaver with on-chip memory. The ATSC- compliant Reed-Solomon decoder has a length of 207 and can correct up to 10 bytes. After decoding, the stream is de-randomized and passed to a FIFO, preventing irregular gaps in the data; this then outputs an 8-bit MPEG2 transport stream for de-multiplexing. Philips Semiconductors’ controllers deliver a high-performance, low-cost, proven IEEE 1394 system solution. Our Physical layer controllers are fully interoperable with all 1394 link layer controllers including PCI/OCHI compatible devices, while our Link layer controllers offer support for MPEG2 and DV data streams, and IEC61883. Our latest full duplex A/V link layer controller (PDI1394L21) also supports processor based time stamp handling. All Philips IEEE 1394 silicon offers bus holder circuits on the Link/PHY interface, allowing effective node isolation - required in almost all 1394-enabled equipment. A single capacitor in series with each Link/PHY interface line provides economical yet highly effective isolation. COMPLETE REFERENCE DESIGN FOR A IEEE 1394/DEVICE BAY ATSC DTV RECEIVER MODULE PROVEN HIGH PERFORMANCE IEEE 1394 SILICON |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |