Electronic Components Datasheet Search
  English  ▼

X  

COM20019IP Datasheet(PDF) 33 Page - SMSC Corporation

Part # COM20019IP
Description  Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM20019IP Datasheet(HTML) 33 Page - SMSC Corporation

Back Button COM20019IP Datasheet HTML 29Page - SMSC Corporation COM20019IP Datasheet HTML 30Page - SMSC Corporation COM20019IP Datasheet HTML 31Page - SMSC Corporation COM20019IP Datasheet HTML 32Page - SMSC Corporation COM20019IP Datasheet HTML 33Page - SMSC Corporation COM20019IP Datasheet HTML 34Page - SMSC Corporation COM20019IP Datasheet HTML 35Page - SMSC Corporation COM20019IP Datasheet HTML 36Page - SMSC Corporation COM20019IP Datasheet HTML 37Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 81 page
background image
33
DISCONTINUED DATASHEET
Table 9 - Sub Address Register
BIT
BIT NAME
SYMBOL
DESCRIPTION
7-3
Reserved
These bits are undefined.
2,1,0
Sub Address 2,1,0
SUBAD
2,1,0
These bits determine which register at address 07 may be
accessed. The combinations are as follows:
SUBAD2
SUBAD1 SUBAD0
Register
0
0
0 Tentative ID \ (Same
0
0
1 Node ID
\ as in
0
1
0 Setup 1
/ Config
0
1
1 Next ID
/ Register)
1
0
0 Setup 2
1
0
1 Reserved
1
1
0 Reserved
1
1
1 Reserved
SUBAD1 and SUBAD0 are exactly the same as exist in the
Configuration Register. SUBAD2 is cleared automatically by
writing the Configuration Register.
Table 10 - Configuration Register
7
Reset
RESET
A software reset of the COM20019 is executed by writing a
logic "1" to this bit.
A software reset does not reset the
microcontroller interface mode, nor does it affect the
Configuration Register. The only registers that the software
reset affect are the Status Register, the Next ID Register, and
the Diagnostic Status Register.
This bit must be brought
back to logic "0" to release the reset.
6
Command
Chaining Enable
CCHEN
This bit, if high, enables the Command Chaining operation of
the device. Please refer to the Command Chaining section
for further details. A low level on this bit ensures software
compatibility with previous SMSC ARCNET devices.
5
Transmit Enable
TXEN
When low, this bit disables transmissions by keeping
nPULSE1, nPULSE2 if in non-Backplane Mode, and nTXEN
pin inactive. When high, it enables the above signals to be
activated during transmissions.
This bit defaults low upon
reset.
This bit is typically enabled once the Node ID is
determined, and never disabled during normal operation.
Please refer to the Improved Diagnostics section for details
on evaluating network activity.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com