Electronic Components Datasheet Search
  English  ▼

X  

COM20019IP Datasheet(PDF) 56 Page - SMSC Corporation

Part # COM20019IP
Description  Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM20019IP Datasheet(HTML) 56 Page - SMSC Corporation

Back Button COM20019IP Datasheet HTML 52Page - SMSC Corporation COM20019IP Datasheet HTML 53Page - SMSC Corporation COM20019IP Datasheet HTML 54Page - SMSC Corporation COM20019IP Datasheet HTML 55Page - SMSC Corporation COM20019IP Datasheet HTML 56Page - SMSC Corporation COM20019IP Datasheet HTML 57Page - SMSC Corporation COM20019IP Datasheet HTML 58Page - SMSC Corporation COM20019IP Datasheet HTML 59Page - SMSC Corporation COM20019IP Datasheet HTML 60Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 81 page
background image
56
DISCONTINUED DATASHEET
AD0-AD2,
VALID
nCS
t1
t3
t8
VALID DATA
ALE
t2,
t6
t5
t4
t7
D3-D7
nRD
t9
t10
nWR
t11
t12
t13 Note 3
Note 2
MUST BE: RBUSTMG bit = 0
Parameter
min
max
units
t1
t2
t3
t4
t5
t6
t7
Address Setup to ALE Low
Address Hold from ALE Low
nCS Setup to ALE Low
nCS Hold from ALE Low
ALE Low to nRD Low
nRD Low to Valid Data
nRD High to Data High Impedance
Cycle Time (nRD Low to Next Time Low)
20
10
10
10
15
0
4TARB
*
40
20
nS
nS
nS
nS
nS
nS
nS
20
20
60
20
20
ALE High Width
ALE Low Width
nRD Low Width
nRD High Width
nWR
to nRD Low
t8
t9
t10
t11
t12
t13
nS
nS
nS
nS
nS
nS
The Microcontroller typically accesses the COM20019 on every other cycle.
Therefore, the cycle time specified in the microcontroller's datasheet
should be doubled when considering back-to-back COM20019 cycles.
Note 1:
TARB is the Arbitration Clock Period
TARB is identical to Topr if SLOW ARB = 0
*
TARB is twice Topr if SLOW ARB = 1
Topr is the period of operation clock. Same as the XTAL1 period.
Note 2:
Read cycle for Address Pointer Low/High Registers occurring after a read from
Data Register requires a minimum of 5TARB from the trailing edge of nRD to the
leading edge of the next nRD.
Note 3:
Read cycle for Address Pointer Low/High Registers occurring after a write to
Data Register requires a minimum of 5TARB from the trailing edge of nWR to the
leading edge of nRD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com