Electronic Components Datasheet Search
  English  ▼

X  

CDCL6010RGZRG4 Datasheet(PDF) 12 Page - Texas Instruments

Click here to check the latest version.
Part # CDCL6010RGZRG4
Description  1.8V, 11 Output Clock Multiplier, Distributor, Jitter Cleaner, and Buffer
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CDCL6010RGZRG4 Datasheet(HTML) 12 Page - Texas Instruments

Back Button CDCL6010RGZRG4 Datasheet HTML 8Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 9Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 10Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 11Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 12Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 13Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 14Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 15Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 27 page
background image
www.ti.com
SDA/SCL Bus Configuration Command Bitmap
Byte 0:
Byte 1:
Byte 2:
CDCL6010
SLLS780 – FEBRUARY 2007
Word Write Programming Sequence:
1
7
1
1
8
1
8
1
8
1
1
S
Slave Address
Wr
A
Command Code
A
Data Byte Low
A
Data Byte High
A
P
Word Read Programming Sequence:
1
7
1
1
8
1
1
7
1
1
8
1
8
1
1
Slave
Command
Slave
S
Wr
A
A
S
Rd
A
Data Byte
A
Data Byte
N
P
Address
Code
Address
Power Up
Bit
Bit Name
Description/Function
Type
Condition
Reference To
7
PLL-LOCK
1 if PLL has achieved lock, otherwise 0
R
0
6
MANF[6]
Manufacturer reserved
R
5
MANF[5]
Manufacturer reserved
R
4
MANF[4]
Manufacturer reserved
R
3
MANF[3]
Manufacturer reserved
R
2
MANF[2]
Manufacturer reserved
R
1
MANF[1]
Manufacturer reserved
R
0
MANF[0]
Manufacturer reserved
R
Power Up
Bit
Bit Name
Description/Function
Type
Condition
Reference To
7
RES
Reserved
R/W
0
6
RES
Reserved
R/W
0
5
ENPH
Phase select enable
R/W
1
4
PH1[4]
Phase select for YP[9:5] and YN[9:5]
R/W
0
Table 4, Table 5
3
PH1[3]
Phase select for YP[9:5] and YN[9:5]
R/W
0
Table 4, Table 5
2
PH1[2]
Phase select for YP[9:5] and YN[9:5]
R/W
0
Table 4, Table 5
1
PH1[1]
Phase select for YP[9:5] and YN[9:5]
R/W
0
Table 4, Table 5
0
PH1[0]
Phase select for YP[9:5] and YN[9:5]
R/W
0
Table 4, Table 5
Power Up
Bit
Bit Name
Description/Function
Type
Condition
Reference To
7
RES
Reserved
R/W
0
6
RES
Reserved
R/W
0
5
ENP1
Post-divider P1 enable; if 0 output YP[9:5] and YN[9:5] are disabled
R/W
1
4
ENBP1
Bypass PLL for post-divider P1: If 1 input is CLKP/CLKN, if 0 input is PLL
R/W
0
clock
3
SELP1[3]
Divide ratio select for post-divider P1
R/W
0
Table 1
2
SELP1[2]
Divide ratio select for post-divider P1
R/W
1
Table 1
1
SELP1[1]
Divide ratio select for post-divider P1
R/W
1
Table 1
0
SELP1[0]
Divide ratio select for post-divider P1
R/W
1
Table 1
12
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com