Electronic Components Datasheet Search
  English  ▼

X  

PCD5003 Datasheet(PDF) 16 Page - NXP Semiconductors

Part # PCD5003
Description  Advanced POCSAG Paging Decoder
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCD5003 Datasheet(HTML) 16 Page - NXP Semiconductors

Back Button PCD5003 Datasheet HTML 12Page - NXP Semiconductors PCD5003 Datasheet HTML 13Page - NXP Semiconductors PCD5003 Datasheet HTML 14Page - NXP Semiconductors PCD5003 Datasheet HTML 15Page - NXP Semiconductors PCD5003 Datasheet HTML 16Page - NXP Semiconductors PCD5003 Datasheet HTML 17Page - NXP Semiconductors PCD5003 Datasheet HTML 18Page - NXP Semiconductors PCD5003 Datasheet HTML 19Page - NXP Semiconductors PCD5003 Datasheet HTML 20Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 44 page
background image
1997 Jun 24
16
Philips Semiconductors
Product specification
Advanced POCSAG Paging Decoder
PCD5003
Fig.7 Message types.
handbook, full pagewidth
n bytes with acknowledge
FROM
MASTER
FROM
SLAVE
A
A
S
SLAVE ADDRESS
R/W
DATA
A
DATA
A
P
S = START condition
P = STOP condition
A = Acknowledge
N = Not acknowledge
n bytes with acknowledge
A
S
SLAVE ADDRESS
R/W
DATA
DATA
P
A
(a)
(b)
(c)
R/W
DATA
SL. ADR.
SL. ADR.
R/W
DATA
0 (write)
0 (write)
1 (read)
1 (read)
index
address
index
address
n bytes with
acknowledge
n bytes with
acknowledge
change of direction
N
A
AA
INDEX
INDEX
A
S
S
N
P
MLC250
(a) Master writes to slave.
(b) Master reads from slave.
(c) Combined format (shown: write plus read).
7.23
Decoder I2C-bus access
All internal access to the PCD5003 takes place via I2C-bus
interface. For this purpose the internal registers, SRAM
and EEPROM have been memory mapped and are
accessed via an index register. Table 13 shows the index
addresses of all internal blocks.
Registers are addressed directly, while RAM and
EEPROM are addressed indirectly via address pointers
and I/O registers.
Remark: The EEPROM memory map is non-contiguous
and organized as a matrix.
The EEPROM address pointer contains both row and
column indicators.
Data written to read-only bits will be ignored. Values read
from write-only bits are undefined and must be ignored.
Each I2C write message to the PCD5003 must start with its
slave address, followed by the index address of the
memory element to be accessed. An I2C read message
uses the last written index address as a data source.
The different I2C-bus message types are shown in Fig.7.
As a slave the PCD5003 cannot initiate bus transfers by
itself. To prevent an external controller from having to
monitor the operating status of the decoder, all important
events generate an external interrupt on output INT.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com