Electronic Components Datasheet Search
  English  ▼

X  

TSL2561 Datasheet(PDF) 11 Page - OSRAM GmbH

Part # TSL2561
Description  Light-to-Digital Converter
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OSRAM [OSRAM GmbH]
Direct Link  http://www.osram.com
Logo OSRAM - OSRAM GmbH

TSL2561 Datasheet(HTML) 11 Page - OSRAM GmbH

Back Button TSL2561 Datasheet HTML 7Page - OSRAM GmbH TSL2561 Datasheet HTML 8Page - OSRAM GmbH TSL2561 Datasheet HTML 9Page - OSRAM GmbH TSL2561 Datasheet HTML 10Page - OSRAM GmbH TSL2561 Datasheet HTML 11Page - OSRAM GmbH TSL2561 Datasheet HTML 12Page - OSRAM GmbH TSL2561 Datasheet HTML 13Page - OSRAM GmbH TSL2561 Datasheet HTML 14Page - OSRAM GmbH TSL2561 Datasheet HTML 15Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 37 page
background image
Page 10
ams Datasheet
Document Feedback
[v1-01] 2018-Apr-23
TSL2561 − Electrical Characteristics
6. Low gain mode has 16× lower gain than high gain mode: (1/16 = 0.0625).
7. The sensor Lux is calculated using the empirical formula shown in Calculating Lux of this data sheet based on measured Ch0 and
Ch1 ADC count values for the light source specified. Actual Lux is obtained with a commercial luxmeter. The range of the (sensor
Lux) / (actual Lux) ratio is estimated based on the variation of the 640nm and 940nm optical parameters. Devices are not 100% tested
with fluorescent or incandescent light sources.
Figure 9:
AC Electrical Characteristics, VDD = 3V, TA = 25°C (unless otherwise noted)
Note(s):
1. Specified by design and characterization; not production tested.
Symbol
Parameter (1)
Test Conditions
Min
Typ
Max
Unit
t(CONV)
Conversion time
12
100
400
ms
f(SCL)
Clock frequency (I²C)
0
400
kHz
t(BUF)
Bus free time between start and stop
condition
1.3
μs
t(HDSTA)
Hold time after (repeated) start
condition. After this period, the first
clock is generated.
0.6
μs
t(SUSTA)
Repeated start condition setup time
0.6
μs
t(SUSTO)
Stop condition setup time
0.6
μs
t(HDDAT)
Data hold time
0
0.9
μs
t(SUDAT)
Data setup time
100
ns
t(LOW)
SCL clock low period
1.3
μs
t(HIGH)
SCL clock high period
0.6
μs
tF
Clock/data fall time
300
ns
tR
Clock/data rise time
300
ns
Ci
Input pin capacitance
10
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com