Electronic Components Datasheet Search
  English  ▼

X  

M29F800DT Datasheet(PDF) 12 Page - STMicroelectronics

Part # M29F800DT
Description  8 Mbit (1Mb x8 or 512Kb x16, Boot Block) 5V Supply Flash Memory
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M29F800DT Datasheet(HTML) 12 Page - STMicroelectronics

Back Button M29F800DT Datasheet HTML 8Page - STMicroelectronics M29F800DT Datasheet HTML 9Page - STMicroelectronics M29F800DT Datasheet HTML 10Page - STMicroelectronics M29F800DT Datasheet HTML 11Page - STMicroelectronics M29F800DT Datasheet HTML 12Page - STMicroelectronics M29F800DT Datasheet HTML 13Page - STMicroelectronics M29F800DT Datasheet HTML 14Page - STMicroelectronics M29F800DT Datasheet HTML 15Page - STMicroelectronics M29F800DT Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 53 page
background image
Signal descriptions
M29F800DT
12/53
2
Signal descriptions
See Figure 1: Logic diagram, and Table 1: Signal names for a brief overview of the signals
connected to this device.
2.0.1
Address Inputs (A0-A18)
The Address Inputs select the cells in the memory array to access during Bus Read
operations. During Bus Write operations they control the commands sent to the Command
Interface of the internal state machine.
2.0.2
Data Inputs/Outputs (DQ0-DQ7)
The Data Inputs/Outputs output the data stored at the selected address during a Bus Read
operation. During Bus Write operations they represent the commands sent to the Command
Interface of the internal state machine.
2.0.3
Data Inputs/Outputs (DQ8-DQ14)
The Data Inputs/Outputs output the data stored at the selected address during a Bus Read
operation when BYTE is High, VIH. When BYTE is Low, VIL, these pins are not used and are
high impedance. During Bus Write operations the Command Register does not use these
bits. When reading the Status Register these bits should be ignored.
2.0.4
Data Input/Output or Address Input (DQ15A-1)
When BYTE is High, VIH, this pin behaves as a Data Input/Output pin (as DQ8-DQ14).
When BYTE is Low, VIL, this pin behaves as an address pin; DQ15A–1 Low will select the
LSB of the Word on the other addresses, DQ15A–1 High will select the MSB. Throughout
the text consider references to the Data Input/Output to include this pin when BYTE is High
and references to the Address Inputs to include this pin when BYTE is Low except when
stated explicitly otherwise.
2.0.5
Chip Enable (E)
The Chip Enable, E, activates the memory, allowing Bus Read and Bus Write operations to
be performed. When Chip Enable is High, VIH, all other pins are ignored.
2.0.6
Output Enable (G)
The Output Enable, G, controls the Bus Read operation of the memory.
2.0.7
Write Enable (W)
The Write Enable, W, controls the Bus Write operation of the memory’s Command Interface.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com