Electronic Components Datasheet Search
  English  ▼

X  

XRT86VL32 Datasheet(PDF) 34 Page - Exar Corporation

Part # XRT86VL32
Description  DUAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT86VL32 Datasheet(HTML) 34 Page - Exar Corporation

Back Button XRT86VL32 Datasheet HTML 30Page - Exar Corporation XRT86VL32 Datasheet HTML 31Page - Exar Corporation XRT86VL32 Datasheet HTML 32Page - Exar Corporation XRT86VL32 Datasheet HTML 33Page - Exar Corporation XRT86VL32 Datasheet HTML 34Page - Exar Corporation XRT86VL32 Datasheet HTML 35Page - Exar Corporation XRT86VL32 Datasheet HTML 36Page - Exar Corporation XRT86VL32 Datasheet HTML 37Page - Exar Corporation XRT86VL32 Datasheet HTML 38Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 65 page
background image
XRT86VL32
31
DUAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
REV. V1.2.0
MICROPROCESSOR INTERFACE
SIGNAL NAME
BALL #
TYPE
OUTPUT
DRIVE (MA)
DESCRIPTION
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
T4
U3
V8
V9
T10
V10
U11
R11
I/O
8
Bidirectional Microprocessor Data Bus
These pins are used to drive and receive data over the bi-direc-
tional data bus, whenever the Microprocessor performs READ
or WRITE operations with the Microprocessor Interface of the
XRT86VL32 device.
When DMA interface is enabled, these 8-bit bidirectional data
bus is also used by the T1/E1 Framer or the external DMA
Controller for storing and retrieving information.
REQ0
R1
O
8
DMA Cycle Request Output—DMA Controller 0 (Write):
These output pins are used to indicate that DMA transfers
(Write) are requested by the T1/E1 Framer.
On the transmit side (i.e., To transmit data from external DMA
controller to HDLC buffers within the XRT86VL32), DMA trans-
fers are only requested when the transmit buffer status bits
indicate that there is space for a complete message or cell.
The DMA Write cycle starts by T1/E1 Framer asserting the
DMA Request (REQ0) ‘low’, then the external DMA controller
should drive the DMA Acknowledge (ACK0) ‘low’ to indicate
that it is ready to start the transfer. The external DMA controller
should place new data on the Microprocessor data bus each
time the Write Signal is Strobed low if the WR is configured as
a Write Strobe. If WR is configured as a direction signal, then
the external DMA controller would place new data on the
Microprocessor data bus each time the Read Signal (RD) is
Strobed low.
The Framer asserts this output pin (toggles it "Low") when at
least one of the Transmit HDLC buffers are empty and can
receive one more HDLC message.
The Framer negates this output pin (toggles it “High”) when the
HDLC buffer can no longer receive another HDLC message.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com