MP2354 – 2A, 23V, 380KHz STEP-DOWN CONVERTER

MP2354 Rev. 1.4

www.MonolithicPower.com

3

1/6/2006

MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.

© 2006 MPS. All Rights Reserved.

TM

Parameter

Symbol Condition

Min

Typ

Max

Units

RUN Shutdown Threshold

0.7

1.0

1.3

V

RUN Pull Up Current

1.0

1.3

µA

EN UVLO Threshold Rising

2.37

2.5

2.62

V

EN UVLO Threshold

Hysteresis

210

mV

Supply Current (Shutdown)

20

35

µA

Supply Current (Quiescent)

1.0

1.2

mA

Thermal Shutdown

155

°C

Note:

4) Equivalent output current = 1.5A ≥ 50% Duty Cycle

2.0A ≤ 50% Duty Cycle

Assumes ripple current = 30% of load current.

Slope compensation changes current limit above 40% duty cycle.

PIN FUNCTIONS

Pin #

Name

Description

1

SYNC

Synchronization Input. This pin is used to synchronize the internal oscillator frequency to an

external source. There is an internal 11kΩ pull down resistor to GND, therefore leave SYNC

unconnected if unused.

2

BST

Bootstrap (C5). This capacitor is needed to drive the power switch’s gate above the supply

voltage. It is connected between LX and BST pins to form a floating supply across the power

switch driver. The voltage across C5 is about 5V and is supplied by the internal +5V supply

when the LX pin voltage is low.

3

VIN

Supply Voltage. The MP2354 operates from a +4.75V to +23V unregulated input. C1 is needed

to prevent large voltage spikes from appearing at the input.

4

LX

Switch. This connects the inductor to either VIN through M1 or to GND through M2.

5

GND

Ground. This pin is the voltage reference for the regulated output voltage. For this reason care

must be taken in its layout. This node should be placed outside of the D1 to C1 ground path to

prevent switching current spikes from inducing voltage noise into the part.

6

FB

Feedback. An external resistor divider from the output to GND, tapped to the FB pin sets the

output voltage. To prevent current limit run away during a short circuit fault condition the

frequency foldback comparator lowers the oscillator frequency when the FB voltage is below

700mV.

7

COMP

Compensation. This node is the output of the transconductance error amplifier and the input to

the current comparator. Frequency compensation is done at this node by connecting a series

R-C to ground. See the Compensation section for exact details.

8

RUN

Enable/UVLO. A voltage greater than 2.62V enables operation. Leave RUN unconnected for

automatic startup. An Under Voltage Lockout (UVLO) function can be implemented by the

pin voltage needs to be less than 700mV.