Electronic Components Datasheet Search
  English  ▼

X  

LTC4414 Datasheet(PDF) 6 Page - Linear Technology

Part # LTC4414
Description  36V, Low Loss PowerPathTM Controller for Large PFETs
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC4414 Datasheet(HTML) 6 Page - Linear Technology

Back Button LTC4414 Datasheet HTML 2Page - Linear Technology LTC4414 Datasheet HTML 3Page - Linear Technology LTC4414 Datasheet HTML 4Page - Linear Technology LTC4414 Datasheet HTML 5Page - Linear Technology LTC4414 Datasheet HTML 6Page - Linear Technology LTC4414 Datasheet HTML 7Page - Linear Technology LTC4414 Datasheet HTML 8Page - Linear Technology LTC4414 Datasheet HTML 9Page - Linear Technology LTC4414 Datasheet HTML 10Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
6
LTC4414
4414fc
OPERATIO
Operation can best be understood by referring to the Block
Diagram, which illustrates the internal circuit blocks along
with the few external components, and the graph that
accompanies the Typical Application drawing on the front
page of the data sheet. The terms primary and auxiliary are
arbitrary and may be changed to suit the application.
Operation begins when either or both power sources are
applied and the CTL control pin is below the input low
voltage of 0.35V (VIL). If only the primary supply is
present, the Power Source Selector will power the LTC4414
from the VIN pin. Amplifier A1 will deliver a current to the
Analog Controller block that is proportional to the voltage
difference in the VIN and SENSE pins. While the voltage on
SENSE is lower than VIN – 20mV (VFR), the Analog
Controller will instruct the Linear Gate Driver and Voltage
Clamp block to pull down the GATE pin voltage and turn on
the external P-channel MOSFET. The dynamic pull-down
current of 300
µA (IG(SNK)) stops when the GATE voltage
reaches ground or the gate clamp voltage. The gate clamp
voltage is 8.5V (VG(ON)) below the higher of VIN or VSENSE.
As the SENSE voltage pulls up to VIN – 20mV, the LTC4414
will regulate the GATE voltage to maintain a 20mV differ-
ence between VIN and VSENSE which is also the VDS of the
MOSFET. The system is now in the forward regulation
mode and the load will be powered from the primary
supply. As the load current varies, the GATE voltage will be
controlled to maintain the 20mV difference. If the load
current exceeds the P-channel MOSFET’s ability to deliver
the current with a 20mV VDS the GATE voltage will clamp,
the MOSFET will behave as a fixed resistor and the forward
voltage will increase slightly. While the MOSFET is on the
STAT pin is an open circuit.
When an auxiliary supply is applied, the SENSE pin will be
pulled higher than the VIN pin through the external diode.
The Power Source Selector will power the LTC4414
from the SENSE pin. As the SENSE voltage pulls above
VIN – 20mV, the Analog Controller will instruct the Linear
Gate Driver and Voltage Clamp block to pull the GATE
voltage up to turn off the P-channel MOSFET. When the
voltage on SENSE is higher than VIN + 20mV (VRTO), the
Analog Controller will instruct the Linear Gate Driver and
Voltage Clamp block to rapidly pull the GATE pin voltage
to the SENSE pin voltage. This action will quickly finish
turning off the external P-channel MOSFET if it hasn’t
already turned completely off. For a clean transition, the
reverse turn-off threshold has hysteresis to prevent
uncertainty. The system is now in the reverse turn-off
mode. Power to the load is being delivered through the
external diode and no current is drawn from the primary
supply. The external diode provides protection in case
the auxiliary supply is below the primary supply, sinks
current to ground or is connected reverse polarity.
During the reverse turn-off mode of operation the STAT
pin will sink a current (IS(SNK)) if connected. Note that the
external MOSFET is wired so that the drain to source
diode will momentarily forward bias when power is first
applied to VIN and will become reverse biased when an
auxiliary supply is applied.
When the CTL (control) input is asserted high, the external
MOSFET will have its gate to source voltage forced to a
small voltage VG(OFF) and the STAT pin will sink a mini-
mum of 50
µAofcurrentifconnected.Thisfeatureisuseful
to allow control input switching of the load between two
power sources as shown in Figure 3 or as a switchable
high side driver as shown in Figure 7. A 3.5
µAinternalpull-
down current (ICTL) on the CTL pin will insure a low level
input if the pin should become open.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com