Electronic Components Datasheet Search
  English  ▼

X  

TDA9170 Datasheet(PDF) 13 Page - NXP Semiconductors

Part # TDA9170
Description  YUV picture improvement processor based on histogram modification
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA9170 Datasheet(HTML) 13 Page - NXP Semiconductors

Back Button TDA9170 Datasheet HTML 9Page - NXP Semiconductors TDA9170 Datasheet HTML 10Page - NXP Semiconductors TDA9170 Datasheet HTML 11Page - NXP Semiconductors TDA9170 Datasheet HTML 12Page - NXP Semiconductors TDA9170 Datasheet HTML 13Page - NXP Semiconductors TDA9170 Datasheet HTML 14Page - NXP Semiconductors TDA9170 Datasheet HTML 15Page - NXP Semiconductors TDA9170 Datasheet HTML 16Page - NXP Semiconductors TDA9170 Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 22 page
background image
October 1994
14
Philips Semiconductors
Preliminary specification
YUV picture improvement processor based
on histogram modification
TDA9170
Notes
1. Input amplitude values greater than the minimum specified range are still processed. However, the gain will slowly
saturate. Amplitudes up to +4 dB are permitted without significant clipping.
2. This select is valid provided the sleep mode bit is not set.
3. This control is valid provided the sleep mode bit is not set.
User window generation with I2C-bus
tvsw(min)
minimum window start
−
10
−
lines
tvsw(max)
maximum window start
−
100
−
lines
tvwp(min)
minimum window stop
−
121
−
lines
tvwp(max)
maximum window stop
−
271
−
lines
Default window select DWS; (pin 1): note 2
Visc(DWS)
voltage input level for window
by SC blanking
−
−
1.5
V
Vid(DWS)
voltage input level for default
window
3.5
−
5.5
V
IibDWS
input bias current
VDWS = VDDA
−
−
10
µA
Sandcastle input SC; (pin 10)
Vi(SC)
voltage input level
no blanking; no clamp
−
0
1.0
V
with blanking; no clamp
1.2
1.5
1.8
V
with blanking and clamp
3.1
3.5
3.9
V
ti(sw)
input sync width
no vertical sync
−
−
15
µs
with vertical sync
35
−
−
µs
CLP PULSE WIDTH RESTORATION
td(clp)
internal CLP pulse width
difference
−
−100
−
ns
I2C-bus specification
ADDRESS SELECT ADR (PIN 32)
ViADR
input voltage level
A0 = 0
−
−
1.5
V
A1 = 1
3.5
−
5.5
V
IibADR
input bias current
−
−
0.1
µA
TEST PINS TM AND DT (PINS 29 AND 27)
Vi(test)
input voltage level
−
−
0.5
V
Overall output performance
td(YUV)
delay from input to output of
YUV
transparent
−
50
100
ns
tdm(YUV)
delay of matching YUV
transparent
−
10
20
ns
α
w(YUV)
crosstalk from window
any channel
−
−
−60
dB
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com